2 * Copyright (c) 2017-2018 ARM Limited.
4 * SPDX-License-Identifier: MIT
6 * Permission is hereby granted, free of charge, to any person obtaining a copy
7 * of this software and associated documentation files (the "Software"), to
8 * deal in the Software without restriction, including without limitation the
9 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
10 * sell copies of the Software, and to permit persons to whom the Software is
11 * furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice shall be included in all
14 * copies or substantial portions of the Software.
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
19 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
21 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
30 // Actual kernel implementations
31 void a32_sgemm_8x6(const float *, const float *, float *, int, int, int);
32 void a32_sgemm_8x6_a53(const float *, const float *, float *, int, int, int);
33 void a32_sgemm_8x6_a55r1(const float *, const float *, float *, int, int, int);
35 // 8x6 SGEMM "strategy" class.
37 // This describes the characteristics of a family of kernels, in terms of
38 // the required interleave properties and the output block size.
40 // All kernels in the family must share these characteristics. The actual
41 // kernel to be used can be chosen at runtime, based on the CPU_type
46 typedef float operand_type;
47 typedef float result_type;
49 typedef void (*kern_type)(const float *, const float *, float *, int, int, int);
51 /* Describes the data layout for A input */
52 static const int A_interleave = 6;
53 static const int A_block = 1;
54 static const int A_transpose = 0;
56 /* Same for B input */
57 static const int B_interleave = 8;
58 static const int B_block = 1;
59 static const int B_transpose = 1;
61 /* Kernel blocking parameters */
62 static const int out_width = 8;
63 static const int out_height = 6;
64 static const int k_unroll = 1;
66 kern_type kernel = a32_sgemm_8x6;
68 sgemm_8x6(const CPUInfo *ci)
70 switch(ci->get_cpu_model())
73 kernel = a32_sgemm_8x6_a53;
77 kernel = a32_sgemm_8x6_a55r1;
81 kernel = a32_sgemm_8x6;
87 } // namespace arm_gemm