1 /* radeon_drv.h -- Private header for radeon driver -*- linux-c -*-
3 * Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
4 * Copyright 2000 VA Linux Systems, Inc., Fremont, California.
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the "Software"),
9 * to deal in the Software without restriction, including without limitation
10 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
11 * and/or sell copies of the Software, and to permit persons to whom the
12 * Software is furnished to do so, subject to the following conditions:
14 * The above copyright notice and this permission notice (including the next
15 * paragraph) shall be included in all copies or substantial portions of the
18 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
19 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
20 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
21 * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
22 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
23 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
24 * DEALINGS IN THE SOFTWARE.
27 * Kevin E. Martin <martin@valinux.com>
28 * Gareth Hughes <gareth@valinux.com>
31 #ifndef __RADEON_DRV_H__
32 #define __RADEON_DRV_H__
34 /* General customization:
37 #define DRIVER_AUTHOR "Gareth Hughes, Keith Whitwell, others."
39 #define DRIVER_NAME "radeon"
40 #define DRIVER_DESC "ATI Radeon"
41 #define DRIVER_DATE "20050911"
46 * 1.2 - Add vertex2 ioctl (keith)
47 * - Add stencil capability to clear ioctl (gareth, keith)
48 * - Increase MAX_TEXTURE_LEVELS (brian)
49 * 1.3 - Add cmdbuf ioctl (keith)
50 * - Add support for new radeon packets (keith)
51 * - Add getparam ioctl (keith)
52 * - Add flip-buffers ioctl, deprecate fullscreen foo (keith).
53 * 1.4 - Add scratch registers to get_param ioctl.
54 * 1.5 - Add r200 packets to cmdbuf ioctl
55 * - Add r200 function to init ioctl
56 * - Add 'scalar2' instruction to cmdbuf
57 * 1.6 - Add static GART memory manager
58 * Add irq handler (won't be turned on unless X server knows to)
59 * Add irq ioctls and irq_active getparam.
60 * Add wait command for cmdbuf ioctl
61 * Add GART offset query for getparam
62 * 1.7 - Add support for cube map registers: R200_PP_CUBIC_FACES_[0..5]
63 * and R200_PP_CUBIC_OFFSET_F1_[0..5].
64 * Added packets R200_EMIT_PP_CUBIC_FACES_[0..5] and
65 * R200_EMIT_PP_CUBIC_OFFSETS_[0..5]. (brian)
66 * 1.8 - Remove need to call cleanup ioctls on last client exit (keith)
67 * Add 'GET' queries for starting additional clients on different VT's.
68 * 1.9 - Add DRM_IOCTL_RADEON_CP_RESUME ioctl.
69 * Add texture rectangle support for r100.
70 * 1.10- Add SETPARAM ioctl; first parameter to set is FB_LOCATION, which
71 * clients use to tell the DRM where they think the framebuffer is
72 * located in the card's address space
73 * 1.11- Add packet R200_EMIT_RB3D_BLENDCOLOR to support GL_EXT_blend_color
74 * and GL_EXT_blend_[func|equation]_separate on r200
75 * 1.12- Add R300 CP microcode support - this just loads the CP on r300
76 * (No 3D support yet - just microcode loading).
77 * 1.13- Add packet R200_EMIT_TCL_POINT_SPRITE_CNTL for ARB_point_parameters
78 * - Add hyperz support, add hyperz flags to clear ioctl.
79 * 1.14- Add support for color tiling
80 * - Add R100/R200 surface allocation/free support
81 * 1.15- Add support for texture micro tiling
82 * - Add support for r100 cube maps
83 * 1.16- Add R200_EMIT_PP_TRI_PERF_CNTL packet to support brilinear
84 * texture filtering on r200
85 * 1.17- Add initial support for R300 (3D).
86 * 1.18- Add support for GL_ATI_fragment_shader, new packets R200_EMIT_PP_AFS_0/1,
87 R200_EMIT_PP_TXCTLALL_0-5 (replaces R200_EMIT_PP_TXFILTER_0-5, 2 more regs)
88 and R200_EMIT_ATF_TFACTOR (replaces R200_EMIT_TFACTOR_0 (8 consts instead of 6)
89 * 1.19- Add support for gart table in FB memory and PCIE r300
90 * 1.20- Add support for r300 texrect
93 #define DRIVER_MAJOR 1
94 #define DRIVER_MINOR 20
95 #define DRIVER_PATCHLEVEL 0
116 enum radeon_cp_microcode_version {
125 enum radeon_chip_flags {
126 CHIP_FAMILY_MASK = 0x0000ffffUL,
127 CHIP_FLAGS_MASK = 0xffff0000UL,
128 CHIP_IS_MOBILITY = 0x00010000UL,
129 CHIP_IS_IGP = 0x00020000UL,
130 CHIP_SINGLE_CRTC = 0x00040000UL,
131 CHIP_IS_AGP = 0x00080000UL,
132 CHIP_HAS_HIERZ = 0x00100000UL,
133 CHIP_IS_PCIE = 0x00200000UL,
136 #define GET_RING_HEAD(dev_priv) DRM_READ32( (dev_priv)->ring_rptr, 0 )
137 #define SET_RING_HEAD(dev_priv,val) DRM_WRITE32( (dev_priv)->ring_rptr, 0, (val) )
139 typedef struct drm_radeon_freelist {
142 struct drm_radeon_freelist *next;
143 struct drm_radeon_freelist *prev;
144 } drm_radeon_freelist_t;
146 typedef struct drm_radeon_ring_buffer {
157 } drm_radeon_ring_buffer_t;
159 typedef struct drm_radeon_depth_clear_t {
161 u32 rb3d_zstencilcntl;
163 } drm_radeon_depth_clear_t;
165 struct drm_radeon_driver_file_fields {
166 int64_t radeon_fb_delta;
170 struct mem_block *next;
171 struct mem_block *prev;
174 DRMFILE filp; /* 0: free, -1: heap, other: real files */
177 struct radeon_surface {
184 struct radeon_virt_surface {
192 typedef struct drm_radeon_private {
194 drm_radeon_ring_buffer_t ring;
195 drm_radeon_sarea_t *sarea_priv;
201 unsigned long gart_buffers_offset;
206 drm_radeon_freelist_t *head;
207 drm_radeon_freelist_t *tail;
209 volatile u32 *scratch;
214 int microcode_version;
218 int freelist_timeouts;
221 int last_frame_reads;
222 int last_clear_reads;
232 unsigned int front_offset;
233 unsigned int front_pitch;
234 unsigned int back_offset;
235 unsigned int back_pitch;
238 unsigned int depth_offset;
239 unsigned int depth_pitch;
241 u32 front_pitch_offset;
242 u32 back_pitch_offset;
243 u32 depth_pitch_offset;
245 drm_radeon_depth_clear_t depth_clear;
247 unsigned long ring_offset;
248 unsigned long ring_rptr_offset;
249 unsigned long buffers_offset;
250 unsigned long gart_textures_offset;
252 drm_local_map_t *sarea;
253 drm_local_map_t *mmio;
254 drm_local_map_t *cp_ring;
255 drm_local_map_t *ring_rptr;
256 drm_local_map_t *gart_textures;
258 struct mem_block *gart_heap;
259 struct mem_block *fb_heap;
262 wait_queue_head_t swi_queue;
263 atomic_t swi_emitted;
265 struct radeon_surface surfaces[RADEON_MAX_SURFACES];
266 struct radeon_virt_surface virt_surfaces[2*RADEON_MAX_SURFACES];
268 unsigned long pcigart_offset;
269 drm_ati_pcigart_info gart_info;
270 /* starting from here on, data is preserved accross an open */
271 uint32_t flags; /* see radeon_chip_flags */
273 } drm_radeon_private_t;
275 typedef struct drm_radeon_buf_priv {
277 } drm_radeon_buf_priv_t;
279 extern int radeon_no_wb;
280 extern drm_ioctl_desc_t radeon_ioctls[];
281 extern int radeon_max_ioctl;
284 extern int radeon_cp_init(DRM_IOCTL_ARGS);
285 extern int radeon_cp_start(DRM_IOCTL_ARGS);
286 extern int radeon_cp_stop(DRM_IOCTL_ARGS);
287 extern int radeon_cp_reset(DRM_IOCTL_ARGS);
288 extern int radeon_cp_idle(DRM_IOCTL_ARGS);
289 extern int radeon_cp_resume(DRM_IOCTL_ARGS);
290 extern int radeon_engine_reset(DRM_IOCTL_ARGS);
291 extern int radeon_fullscreen(DRM_IOCTL_ARGS);
292 extern int radeon_cp_buffers(DRM_IOCTL_ARGS);
294 extern void radeon_freelist_reset(drm_device_t * dev);
295 extern drm_buf_t *radeon_freelist_get(drm_device_t * dev);
297 extern int radeon_wait_ring(drm_radeon_private_t * dev_priv, int n);
299 extern int radeon_do_cp_idle(drm_radeon_private_t * dev_priv);
301 extern int radeon_mem_alloc(DRM_IOCTL_ARGS);
302 extern int radeon_mem_free(DRM_IOCTL_ARGS);
303 extern int radeon_mem_init_heap(DRM_IOCTL_ARGS);
304 extern void radeon_mem_takedown(struct mem_block **heap);
305 extern void radeon_mem_release(DRMFILE filp, struct mem_block *heap);
308 extern int radeon_irq_emit(DRM_IOCTL_ARGS);
309 extern int radeon_irq_wait(DRM_IOCTL_ARGS);
311 extern void radeon_do_release(drm_device_t * dev);
312 extern int radeon_driver_vblank_wait(drm_device_t * dev,
313 unsigned int *sequence);
314 extern irqreturn_t radeon_driver_irq_handler(DRM_IRQ_ARGS);
315 extern void radeon_driver_irq_preinstall(drm_device_t * dev);
316 extern void radeon_driver_irq_postinstall(drm_device_t * dev);
317 extern void radeon_driver_irq_uninstall(drm_device_t * dev);
319 extern int radeon_driver_load(struct drm_device *dev, unsigned long flags);
320 extern int radeon_driver_unload(struct drm_device *dev);
321 extern int radeon_driver_firstopen(struct drm_device *dev);
322 extern void radeon_driver_preclose(drm_device_t * dev, DRMFILE filp);
323 extern void radeon_driver_postclose(drm_device_t * dev, drm_file_t * filp);
324 extern void radeon_driver_lastclose(drm_device_t * dev);
325 extern int radeon_driver_open(drm_device_t * dev, drm_file_t * filp_priv);
326 extern long radeon_compat_ioctl(struct file *filp, unsigned int cmd,
330 extern void r300_init_reg_flags(void);
332 extern int r300_do_cp_cmdbuf( drm_device_t* dev,
334 drm_file_t* filp_priv,
335 drm_radeon_cmd_buffer_t* cmdbuf );
337 /* Flags for stats.boxes
339 #define RADEON_BOX_DMA_IDLE 0x1
340 #define RADEON_BOX_RING_FULL 0x2
341 #define RADEON_BOX_FLIP 0x4
342 #define RADEON_BOX_WAIT_IDLE 0x8
343 #define RADEON_BOX_TEXTURE_LOAD 0x10
345 /* Register definitions, register access macros and drmAddMap constants
346 * for Radeon kernel driver.
348 #define RADEON_AGP_COMMAND 0x0f60
349 #define RADEON_AGP_COMMAND_PCI_CONFIG 0x0060 /* offset in PCI config */
350 # define RADEON_AGP_ENABLE (1<<8)
352 #define RADEON_AUX_SCISSOR_CNTL 0x26f0
353 # define RADEON_EXCLUSIVE_SCISSOR_0 (1 << 24)
354 # define RADEON_EXCLUSIVE_SCISSOR_1 (1 << 25)
355 # define RADEON_EXCLUSIVE_SCISSOR_2 (1 << 26)
356 # define RADEON_SCISSOR_0_ENABLE (1 << 28)
357 # define RADEON_SCISSOR_1_ENABLE (1 << 29)
358 # define RADEON_SCISSOR_2_ENABLE (1 << 30)
360 #define RADEON_BUS_CNTL 0x0030
361 # define RADEON_BUS_MASTER_DIS (1 << 6)
363 #define RADEON_CLOCK_CNTL_DATA 0x000c
364 # define RADEON_PLL_WR_EN (1 << 7)
365 #define RADEON_CLOCK_CNTL_INDEX 0x0008
366 #define RADEON_CONFIG_APER_SIZE 0x0108
367 #define RADEON_CONFIG_MEMSIZE 0x00f8
368 #define RADEON_CRTC_OFFSET 0x0224
369 #define RADEON_CRTC_OFFSET_CNTL 0x0228
370 # define RADEON_CRTC_TILE_EN (1 << 15)
371 # define RADEON_CRTC_OFFSET_FLIP_CNTL (1 << 16)
372 #define RADEON_CRTC2_OFFSET 0x0324
373 #define RADEON_CRTC2_OFFSET_CNTL 0x0328
375 #define RADEON_PCIE_INDEX 0x0030
376 #define RADEON_PCIE_DATA 0x0034
377 #define RADEON_PCIE_TX_GART_CNTL 0x10
378 # define RADEON_PCIE_TX_GART_EN (1 << 0)
379 # define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_PASS_THRU (0<<1)
380 # define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_CLAMP_LO (1<<1)
381 # define RADEON_PCIE_TX_GART_UNMAPPED_ACCESS_DISCARD (3<<1)
382 # define RADEON_PCIE_TX_GART_MODE_32_128_CACHE (0<<3)
383 # define RADEON_PCIE_TX_GART_MODE_8_4_128_CACHE (1<<3)
384 # define RADEON_PCIE_TX_GART_CHK_RW_VALID_EN (1<<5)
385 # define RADEON_PCIE_TX_GART_INVALIDATE_TLB (1<<8)
386 #define RADEON_PCIE_TX_DISCARD_RD_ADDR_LO 0x11
387 #define RADEON_PCIE_TX_DISCARD_RD_ADDR_HI 0x12
388 #define RADEON_PCIE_TX_GART_BASE 0x13
389 #define RADEON_PCIE_TX_GART_START_LO 0x14
390 #define RADEON_PCIE_TX_GART_START_HI 0x15
391 #define RADEON_PCIE_TX_GART_END_LO 0x16
392 #define RADEON_PCIE_TX_GART_END_HI 0x17
394 #define RADEON_MPP_TB_CONFIG 0x01c0
395 #define RADEON_MEM_CNTL 0x0140
396 #define RADEON_MEM_SDRAM_MODE_REG 0x0158
397 #define RADEON_AGP_BASE 0x0170
399 #define RADEON_RB3D_COLOROFFSET 0x1c40
400 #define RADEON_RB3D_COLORPITCH 0x1c48
402 #define RADEON_DP_GUI_MASTER_CNTL 0x146c
403 # define RADEON_GMC_SRC_PITCH_OFFSET_CNTL (1 << 0)
404 # define RADEON_GMC_DST_PITCH_OFFSET_CNTL (1 << 1)
405 # define RADEON_GMC_BRUSH_SOLID_COLOR (13 << 4)
406 # define RADEON_GMC_BRUSH_NONE (15 << 4)
407 # define RADEON_GMC_DST_16BPP (4 << 8)
408 # define RADEON_GMC_DST_24BPP (5 << 8)
409 # define RADEON_GMC_DST_32BPP (6 << 8)
410 # define RADEON_GMC_DST_DATATYPE_SHIFT 8
411 # define RADEON_GMC_SRC_DATATYPE_COLOR (3 << 12)
412 # define RADEON_DP_SRC_SOURCE_MEMORY (2 << 24)
413 # define RADEON_DP_SRC_SOURCE_HOST_DATA (3 << 24)
414 # define RADEON_GMC_CLR_CMP_CNTL_DIS (1 << 28)
415 # define RADEON_GMC_WR_MSK_DIS (1 << 30)
416 # define RADEON_ROP3_S 0x00cc0000
417 # define RADEON_ROP3_P 0x00f00000
418 #define RADEON_DP_WRITE_MASK 0x16cc
419 #define RADEON_DST_PITCH_OFFSET 0x142c
420 #define RADEON_DST_PITCH_OFFSET_C 0x1c80
421 # define RADEON_DST_TILE_LINEAR (0 << 30)
422 # define RADEON_DST_TILE_MACRO (1 << 30)
423 # define RADEON_DST_TILE_MICRO (2 << 30)
424 # define RADEON_DST_TILE_BOTH (3 << 30)
426 #define RADEON_SCRATCH_REG0 0x15e0
427 #define RADEON_SCRATCH_REG1 0x15e4
428 #define RADEON_SCRATCH_REG2 0x15e8
429 #define RADEON_SCRATCH_REG3 0x15ec
430 #define RADEON_SCRATCH_REG4 0x15f0
431 #define RADEON_SCRATCH_REG5 0x15f4
432 #define RADEON_SCRATCH_UMSK 0x0770
433 #define RADEON_SCRATCH_ADDR 0x0774
435 #define RADEON_SCRATCHOFF( x ) (RADEON_SCRATCH_REG_OFFSET + 4*(x))
437 #define GET_SCRATCH( x ) (dev_priv->writeback_works \
438 ? DRM_READ32( dev_priv->ring_rptr, RADEON_SCRATCHOFF(x) ) \
439 : RADEON_READ( RADEON_SCRATCH_REG0 + 4*(x) ) )
441 #define RADEON_GEN_INT_CNTL 0x0040
442 # define RADEON_CRTC_VBLANK_MASK (1 << 0)
443 # define RADEON_GUI_IDLE_INT_ENABLE (1 << 19)
444 # define RADEON_SW_INT_ENABLE (1 << 25)
446 #define RADEON_GEN_INT_STATUS 0x0044
447 # define RADEON_CRTC_VBLANK_STAT (1 << 0)
448 # define RADEON_CRTC_VBLANK_STAT_ACK (1 << 0)
449 # define RADEON_GUI_IDLE_INT_TEST_ACK (1 << 19)
450 # define RADEON_SW_INT_TEST (1 << 25)
451 # define RADEON_SW_INT_TEST_ACK (1 << 25)
452 # define RADEON_SW_INT_FIRE (1 << 26)
454 #define RADEON_HOST_PATH_CNTL 0x0130
455 # define RADEON_HDP_SOFT_RESET (1 << 26)
456 # define RADEON_HDP_WC_TIMEOUT_MASK (7 << 28)
457 # define RADEON_HDP_WC_TIMEOUT_28BCLK (7 << 28)
459 #define RADEON_ISYNC_CNTL 0x1724
460 # define RADEON_ISYNC_ANY2D_IDLE3D (1 << 0)
461 # define RADEON_ISYNC_ANY3D_IDLE2D (1 << 1)
462 # define RADEON_ISYNC_TRIG2D_IDLE3D (1 << 2)
463 # define RADEON_ISYNC_TRIG3D_IDLE2D (1 << 3)
464 # define RADEON_ISYNC_WAIT_IDLEGUI (1 << 4)
465 # define RADEON_ISYNC_CPSCRATCH_IDLEGUI (1 << 5)
467 #define RADEON_RBBM_GUICNTL 0x172c
468 # define RADEON_HOST_DATA_SWAP_NONE (0 << 0)
469 # define RADEON_HOST_DATA_SWAP_16BIT (1 << 0)
470 # define RADEON_HOST_DATA_SWAP_32BIT (2 << 0)
471 # define RADEON_HOST_DATA_SWAP_HDW (3 << 0)
473 #define RADEON_MC_AGP_LOCATION 0x014c
474 #define RADEON_MC_FB_LOCATION 0x0148
475 #define RADEON_MCLK_CNTL 0x0012
476 # define RADEON_FORCEON_MCLKA (1 << 16)
477 # define RADEON_FORCEON_MCLKB (1 << 17)
478 # define RADEON_FORCEON_YCLKA (1 << 18)
479 # define RADEON_FORCEON_YCLKB (1 << 19)
480 # define RADEON_FORCEON_MC (1 << 20)
481 # define RADEON_FORCEON_AIC (1 << 21)
483 #define RADEON_PP_BORDER_COLOR_0 0x1d40
484 #define RADEON_PP_BORDER_COLOR_1 0x1d44
485 #define RADEON_PP_BORDER_COLOR_2 0x1d48
486 #define RADEON_PP_CNTL 0x1c38
487 # define RADEON_SCISSOR_ENABLE (1 << 1)
488 #define RADEON_PP_LUM_MATRIX 0x1d00
489 #define RADEON_PP_MISC 0x1c14
490 #define RADEON_PP_ROT_MATRIX_0 0x1d58
491 #define RADEON_PP_TXFILTER_0 0x1c54
492 #define RADEON_PP_TXOFFSET_0 0x1c5c
493 #define RADEON_PP_TXFILTER_1 0x1c6c
494 #define RADEON_PP_TXFILTER_2 0x1c84
496 #define RADEON_RB2D_DSTCACHE_CTLSTAT 0x342c
497 # define RADEON_RB2D_DC_FLUSH (3 << 0)
498 # define RADEON_RB2D_DC_FREE (3 << 2)
499 # define RADEON_RB2D_DC_FLUSH_ALL 0xf
500 # define RADEON_RB2D_DC_BUSY (1 << 31)
501 #define RADEON_RB3D_CNTL 0x1c3c
502 # define RADEON_ALPHA_BLEND_ENABLE (1 << 0)
503 # define RADEON_PLANE_MASK_ENABLE (1 << 1)
504 # define RADEON_DITHER_ENABLE (1 << 2)
505 # define RADEON_ROUND_ENABLE (1 << 3)
506 # define RADEON_SCALE_DITHER_ENABLE (1 << 4)
507 # define RADEON_DITHER_INIT (1 << 5)
508 # define RADEON_ROP_ENABLE (1 << 6)
509 # define RADEON_STENCIL_ENABLE (1 << 7)
510 # define RADEON_Z_ENABLE (1 << 8)
511 # define RADEON_ZBLOCK16 (1 << 15)
512 #define RADEON_RB3D_DEPTHOFFSET 0x1c24
513 #define RADEON_RB3D_DEPTHCLEARVALUE 0x3230
514 #define RADEON_RB3D_DEPTHPITCH 0x1c28
515 #define RADEON_RB3D_PLANEMASK 0x1d84
516 #define RADEON_RB3D_STENCILREFMASK 0x1d7c
517 #define RADEON_RB3D_ZCACHE_MODE 0x3250
518 #define RADEON_RB3D_ZCACHE_CTLSTAT 0x3254
519 # define RADEON_RB3D_ZC_FLUSH (1 << 0)
520 # define RADEON_RB3D_ZC_FREE (1 << 2)
521 # define RADEON_RB3D_ZC_FLUSH_ALL 0x5
522 # define RADEON_RB3D_ZC_BUSY (1 << 31)
523 #define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
524 # define RADEON_Z_TEST_MASK (7 << 4)
525 # define RADEON_Z_TEST_ALWAYS (7 << 4)
526 # define RADEON_Z_HIERARCHY_ENABLE (1 << 8)
527 # define RADEON_STENCIL_TEST_ALWAYS (7 << 12)
528 # define RADEON_STENCIL_S_FAIL_REPLACE (2 << 16)
529 # define RADEON_STENCIL_ZPASS_REPLACE (2 << 20)
530 # define RADEON_STENCIL_ZFAIL_REPLACE (2 << 24)
531 # define RADEON_Z_COMPRESSION_ENABLE (1 << 28)
532 # define RADEON_FORCE_Z_DIRTY (1 << 29)
533 # define RADEON_Z_WRITE_ENABLE (1 << 30)
534 # define RADEON_Z_DECOMPRESSION_ENABLE (1 << 31)
535 #define RADEON_RBBM_SOFT_RESET 0x00f0
536 # define RADEON_SOFT_RESET_CP (1 << 0)
537 # define RADEON_SOFT_RESET_HI (1 << 1)
538 # define RADEON_SOFT_RESET_SE (1 << 2)
539 # define RADEON_SOFT_RESET_RE (1 << 3)
540 # define RADEON_SOFT_RESET_PP (1 << 4)
541 # define RADEON_SOFT_RESET_E2 (1 << 5)
542 # define RADEON_SOFT_RESET_RB (1 << 6)
543 # define RADEON_SOFT_RESET_HDP (1 << 7)
544 #define RADEON_RBBM_STATUS 0x0e40
545 # define RADEON_RBBM_FIFOCNT_MASK 0x007f
546 # define RADEON_RBBM_ACTIVE (1 << 31)
547 #define RADEON_RE_LINE_PATTERN 0x1cd0
548 #define RADEON_RE_MISC 0x26c4
549 #define RADEON_RE_TOP_LEFT 0x26c0
550 #define RADEON_RE_WIDTH_HEIGHT 0x1c44
551 #define RADEON_RE_STIPPLE_ADDR 0x1cc8
552 #define RADEON_RE_STIPPLE_DATA 0x1ccc
554 #define RADEON_SCISSOR_TL_0 0x1cd8
555 #define RADEON_SCISSOR_BR_0 0x1cdc
556 #define RADEON_SCISSOR_TL_1 0x1ce0
557 #define RADEON_SCISSOR_BR_1 0x1ce4
558 #define RADEON_SCISSOR_TL_2 0x1ce8
559 #define RADEON_SCISSOR_BR_2 0x1cec
560 #define RADEON_SE_COORD_FMT 0x1c50
561 #define RADEON_SE_CNTL 0x1c4c
562 # define RADEON_FFACE_CULL_CW (0 << 0)
563 # define RADEON_BFACE_SOLID (3 << 1)
564 # define RADEON_FFACE_SOLID (3 << 3)
565 # define RADEON_FLAT_SHADE_VTX_LAST (3 << 6)
566 # define RADEON_DIFFUSE_SHADE_FLAT (1 << 8)
567 # define RADEON_DIFFUSE_SHADE_GOURAUD (2 << 8)
568 # define RADEON_ALPHA_SHADE_FLAT (1 << 10)
569 # define RADEON_ALPHA_SHADE_GOURAUD (2 << 10)
570 # define RADEON_SPECULAR_SHADE_FLAT (1 << 12)
571 # define RADEON_SPECULAR_SHADE_GOURAUD (2 << 12)
572 # define RADEON_FOG_SHADE_FLAT (1 << 14)
573 # define RADEON_FOG_SHADE_GOURAUD (2 << 14)
574 # define RADEON_VPORT_XY_XFORM_ENABLE (1 << 24)
575 # define RADEON_VPORT_Z_XFORM_ENABLE (1 << 25)
576 # define RADEON_VTX_PIX_CENTER_OGL (1 << 27)
577 # define RADEON_ROUND_MODE_TRUNC (0 << 28)
578 # define RADEON_ROUND_PREC_8TH_PIX (1 << 30)
579 #define RADEON_SE_CNTL_STATUS 0x2140
580 #define RADEON_SE_LINE_WIDTH 0x1db8
581 #define RADEON_SE_VPORT_XSCALE 0x1d98
582 #define RADEON_SE_ZBIAS_FACTOR 0x1db0
583 #define RADEON_SE_TCL_MATERIAL_EMMISSIVE_RED 0x2210
584 #define RADEON_SE_TCL_OUTPUT_VTX_FMT 0x2254
585 #define RADEON_SE_TCL_VECTOR_INDX_REG 0x2200
586 # define RADEON_VEC_INDX_OCTWORD_STRIDE_SHIFT 16
587 # define RADEON_VEC_INDX_DWORD_COUNT_SHIFT 28
588 #define RADEON_SE_TCL_VECTOR_DATA_REG 0x2204
589 #define RADEON_SE_TCL_SCALAR_INDX_REG 0x2208
590 # define RADEON_SCAL_INDX_DWORD_STRIDE_SHIFT 16
591 #define RADEON_SE_TCL_SCALAR_DATA_REG 0x220C
592 #define RADEON_SURFACE_ACCESS_FLAGS 0x0bf8
593 #define RADEON_SURFACE_ACCESS_CLR 0x0bfc
594 #define RADEON_SURFACE_CNTL 0x0b00
595 # define RADEON_SURF_TRANSLATION_DIS (1 << 8)
596 # define RADEON_NONSURF_AP0_SWP_MASK (3 << 20)
597 # define RADEON_NONSURF_AP0_SWP_LITTLE (0 << 20)
598 # define RADEON_NONSURF_AP0_SWP_BIG16 (1 << 20)
599 # define RADEON_NONSURF_AP0_SWP_BIG32 (2 << 20)
600 # define RADEON_NONSURF_AP1_SWP_MASK (3 << 22)
601 # define RADEON_NONSURF_AP1_SWP_LITTLE (0 << 22)
602 # define RADEON_NONSURF_AP1_SWP_BIG16 (1 << 22)
603 # define RADEON_NONSURF_AP1_SWP_BIG32 (2 << 22)
604 #define RADEON_SURFACE0_INFO 0x0b0c
605 # define RADEON_SURF_PITCHSEL_MASK (0x1ff << 0)
606 # define RADEON_SURF_TILE_MODE_MASK (3 << 16)
607 # define RADEON_SURF_TILE_MODE_MACRO (0 << 16)
608 # define RADEON_SURF_TILE_MODE_MICRO (1 << 16)
609 # define RADEON_SURF_TILE_MODE_32BIT_Z (2 << 16)
610 # define RADEON_SURF_TILE_MODE_16BIT_Z (3 << 16)
611 #define RADEON_SURFACE0_LOWER_BOUND 0x0b04
612 #define RADEON_SURFACE0_UPPER_BOUND 0x0b08
613 # define RADEON_SURF_ADDRESS_FIXED_MASK (0x3ff << 0)
614 #define RADEON_SURFACE1_INFO 0x0b1c
615 #define RADEON_SURFACE1_LOWER_BOUND 0x0b14
616 #define RADEON_SURFACE1_UPPER_BOUND 0x0b18
617 #define RADEON_SURFACE2_INFO 0x0b2c
618 #define RADEON_SURFACE2_LOWER_BOUND 0x0b24
619 #define RADEON_SURFACE2_UPPER_BOUND 0x0b28
620 #define RADEON_SURFACE3_INFO 0x0b3c
621 #define RADEON_SURFACE3_LOWER_BOUND 0x0b34
622 #define RADEON_SURFACE3_UPPER_BOUND 0x0b38
623 #define RADEON_SURFACE4_INFO 0x0b4c
624 #define RADEON_SURFACE4_LOWER_BOUND 0x0b44
625 #define RADEON_SURFACE4_UPPER_BOUND 0x0b48
626 #define RADEON_SURFACE5_INFO 0x0b5c
627 #define RADEON_SURFACE5_LOWER_BOUND 0x0b54
628 #define RADEON_SURFACE5_UPPER_BOUND 0x0b58
629 #define RADEON_SURFACE6_INFO 0x0b6c
630 #define RADEON_SURFACE6_LOWER_BOUND 0x0b64
631 #define RADEON_SURFACE6_UPPER_BOUND 0x0b68
632 #define RADEON_SURFACE7_INFO 0x0b7c
633 #define RADEON_SURFACE7_LOWER_BOUND 0x0b74
634 #define RADEON_SURFACE7_UPPER_BOUND 0x0b78
635 #define RADEON_SW_SEMAPHORE 0x013c
637 #define RADEON_WAIT_UNTIL 0x1720
638 # define RADEON_WAIT_CRTC_PFLIP (1 << 0)
639 # define RADEON_WAIT_2D_IDLE (1 << 14)
640 # define RADEON_WAIT_3D_IDLE (1 << 15)
641 # define RADEON_WAIT_2D_IDLECLEAN (1 << 16)
642 # define RADEON_WAIT_3D_IDLECLEAN (1 << 17)
643 # define RADEON_WAIT_HOST_IDLECLEAN (1 << 18)
645 #define RADEON_RB3D_ZMASKOFFSET 0x3234
646 #define RADEON_RB3D_ZSTENCILCNTL 0x1c2c
647 # define RADEON_DEPTH_FORMAT_16BIT_INT_Z (0 << 0)
648 # define RADEON_DEPTH_FORMAT_24BIT_INT_Z (2 << 0)
651 #define RADEON_CP_ME_RAM_ADDR 0x07d4
652 #define RADEON_CP_ME_RAM_RADDR 0x07d8
653 #define RADEON_CP_ME_RAM_DATAH 0x07dc
654 #define RADEON_CP_ME_RAM_DATAL 0x07e0
656 #define RADEON_CP_RB_BASE 0x0700
657 #define RADEON_CP_RB_CNTL 0x0704
658 # define RADEON_BUF_SWAP_32BIT (2 << 16)
659 #define RADEON_CP_RB_RPTR_ADDR 0x070c
660 #define RADEON_CP_RB_RPTR 0x0710
661 #define RADEON_CP_RB_WPTR 0x0714
663 #define RADEON_CP_RB_WPTR_DELAY 0x0718
664 # define RADEON_PRE_WRITE_TIMER_SHIFT 0
665 # define RADEON_PRE_WRITE_LIMIT_SHIFT 23
667 #define RADEON_CP_IB_BASE 0x0738
669 #define RADEON_CP_CSQ_CNTL 0x0740
670 # define RADEON_CSQ_CNT_PRIMARY_MASK (0xff << 0)
671 # define RADEON_CSQ_PRIDIS_INDDIS (0 << 28)
672 # define RADEON_CSQ_PRIPIO_INDDIS (1 << 28)
673 # define RADEON_CSQ_PRIBM_INDDIS (2 << 28)
674 # define RADEON_CSQ_PRIPIO_INDBM (3 << 28)
675 # define RADEON_CSQ_PRIBM_INDBM (4 << 28)
676 # define RADEON_CSQ_PRIPIO_INDPIO (15 << 28)
678 #define RADEON_AIC_CNTL 0x01d0
679 # define RADEON_PCIGART_TRANSLATE_EN (1 << 0)
680 #define RADEON_AIC_STAT 0x01d4
681 #define RADEON_AIC_PT_BASE 0x01d8
682 #define RADEON_AIC_LO_ADDR 0x01dc
683 #define RADEON_AIC_HI_ADDR 0x01e0
684 #define RADEON_AIC_TLB_ADDR 0x01e4
685 #define RADEON_AIC_TLB_DATA 0x01e8
687 /* CP command packets */
688 #define RADEON_CP_PACKET0 0x00000000
689 # define RADEON_ONE_REG_WR (1 << 15)
690 #define RADEON_CP_PACKET1 0x40000000
691 #define RADEON_CP_PACKET2 0x80000000
692 #define RADEON_CP_PACKET3 0xC0000000
693 # define RADEON_CP_NOP 0x00001000
694 # define RADEON_CP_NEXT_CHAR 0x00001900
695 # define RADEON_CP_PLY_NEXTSCAN 0x00001D00
696 # define RADEON_CP_SET_SCISSORS 0x00001E00
697 /* GEN_INDX_PRIM is unsupported starting with R300 */
698 # define RADEON_3D_RNDR_GEN_INDX_PRIM 0x00002300
699 # define RADEON_WAIT_FOR_IDLE 0x00002600
700 # define RADEON_3D_DRAW_VBUF 0x00002800
701 # define RADEON_3D_DRAW_IMMD 0x00002900
702 # define RADEON_3D_DRAW_INDX 0x00002A00
703 # define RADEON_CP_LOAD_PALETTE 0x00002C00
704 # define RADEON_3D_LOAD_VBPNTR 0x00002F00
705 # define RADEON_MPEG_IDCT_MACROBLOCK 0x00003000
706 # define RADEON_MPEG_IDCT_MACROBLOCK_REV 0x00003100
707 # define RADEON_3D_CLEAR_ZMASK 0x00003200
708 # define RADEON_CP_INDX_BUFFER 0x00003300
709 # define RADEON_CP_3D_DRAW_VBUF_2 0x00003400
710 # define RADEON_CP_3D_DRAW_IMMD_2 0x00003500
711 # define RADEON_CP_3D_DRAW_INDX_2 0x00003600
712 # define RADEON_3D_CLEAR_HIZ 0x00003700
713 # define RADEON_CP_3D_CLEAR_CMASK 0x00003802
714 # define RADEON_CNTL_HOSTDATA_BLT 0x00009400
715 # define RADEON_CNTL_PAINT_MULTI 0x00009A00
716 # define RADEON_CNTL_BITBLT_MULTI 0x00009B00
717 # define RADEON_CNTL_SET_SCISSORS 0xC0001E00
719 #define RADEON_CP_PACKET_MASK 0xC0000000
720 #define RADEON_CP_PACKET_COUNT_MASK 0x3fff0000
721 #define RADEON_CP_PACKET0_REG_MASK 0x000007ff
722 #define RADEON_CP_PACKET1_REG0_MASK 0x000007ff
723 #define RADEON_CP_PACKET1_REG1_MASK 0x003ff800
725 #define RADEON_VTX_Z_PRESENT (1 << 31)
726 #define RADEON_VTX_PKCOLOR_PRESENT (1 << 3)
728 #define RADEON_PRIM_TYPE_NONE (0 << 0)
729 #define RADEON_PRIM_TYPE_POINT (1 << 0)
730 #define RADEON_PRIM_TYPE_LINE (2 << 0)
731 #define RADEON_PRIM_TYPE_LINE_STRIP (3 << 0)
732 #define RADEON_PRIM_TYPE_TRI_LIST (4 << 0)
733 #define RADEON_PRIM_TYPE_TRI_FAN (5 << 0)
734 #define RADEON_PRIM_TYPE_TRI_STRIP (6 << 0)
735 #define RADEON_PRIM_TYPE_TRI_TYPE2 (7 << 0)
736 #define RADEON_PRIM_TYPE_RECT_LIST (8 << 0)
737 #define RADEON_PRIM_TYPE_3VRT_POINT_LIST (9 << 0)
738 #define RADEON_PRIM_TYPE_3VRT_LINE_LIST (10 << 0)
739 #define RADEON_PRIM_TYPE_MASK 0xf
740 #define RADEON_PRIM_WALK_IND (1 << 4)
741 #define RADEON_PRIM_WALK_LIST (2 << 4)
742 #define RADEON_PRIM_WALK_RING (3 << 4)
743 #define RADEON_COLOR_ORDER_BGRA (0 << 6)
744 #define RADEON_COLOR_ORDER_RGBA (1 << 6)
745 #define RADEON_MAOS_ENABLE (1 << 7)
746 #define RADEON_VTX_FMT_R128_MODE (0 << 8)
747 #define RADEON_VTX_FMT_RADEON_MODE (1 << 8)
748 #define RADEON_NUM_VERTICES_SHIFT 16
750 #define RADEON_COLOR_FORMAT_CI8 2
751 #define RADEON_COLOR_FORMAT_ARGB1555 3
752 #define RADEON_COLOR_FORMAT_RGB565 4
753 #define RADEON_COLOR_FORMAT_ARGB8888 6
754 #define RADEON_COLOR_FORMAT_RGB332 7
755 #define RADEON_COLOR_FORMAT_RGB8 9
756 #define RADEON_COLOR_FORMAT_ARGB4444 15
758 #define RADEON_TXFORMAT_I8 0
759 #define RADEON_TXFORMAT_AI88 1
760 #define RADEON_TXFORMAT_RGB332 2
761 #define RADEON_TXFORMAT_ARGB1555 3
762 #define RADEON_TXFORMAT_RGB565 4
763 #define RADEON_TXFORMAT_ARGB4444 5
764 #define RADEON_TXFORMAT_ARGB8888 6
765 #define RADEON_TXFORMAT_RGBA8888 7
766 #define RADEON_TXFORMAT_Y8 8
767 #define RADEON_TXFORMAT_VYUY422 10
768 #define RADEON_TXFORMAT_YVYU422 11
769 #define RADEON_TXFORMAT_DXT1 12
770 #define RADEON_TXFORMAT_DXT23 14
771 #define RADEON_TXFORMAT_DXT45 15
773 #define R200_PP_TXCBLEND_0 0x2f00
774 #define R200_PP_TXCBLEND_1 0x2f10
775 #define R200_PP_TXCBLEND_2 0x2f20
776 #define R200_PP_TXCBLEND_3 0x2f30
777 #define R200_PP_TXCBLEND_4 0x2f40
778 #define R200_PP_TXCBLEND_5 0x2f50
779 #define R200_PP_TXCBLEND_6 0x2f60
780 #define R200_PP_TXCBLEND_7 0x2f70
781 #define R200_SE_TCL_LIGHT_MODEL_CTL_0 0x2268
782 #define R200_PP_TFACTOR_0 0x2ee0
783 #define R200_SE_VTX_FMT_0 0x2088
784 #define R200_SE_VAP_CNTL 0x2080
785 #define R200_SE_TCL_MATRIX_SEL_0 0x2230
786 #define R200_SE_TCL_TEX_PROC_CTL_2 0x22a8
787 #define R200_SE_TCL_UCP_VERT_BLEND_CTL 0x22c0
788 #define R200_PP_TXFILTER_5 0x2ca0
789 #define R200_PP_TXFILTER_4 0x2c80
790 #define R200_PP_TXFILTER_3 0x2c60
791 #define R200_PP_TXFILTER_2 0x2c40
792 #define R200_PP_TXFILTER_1 0x2c20
793 #define R200_PP_TXFILTER_0 0x2c00
794 #define R200_PP_TXOFFSET_5 0x2d78
795 #define R200_PP_TXOFFSET_4 0x2d60
796 #define R200_PP_TXOFFSET_3 0x2d48
797 #define R200_PP_TXOFFSET_2 0x2d30
798 #define R200_PP_TXOFFSET_1 0x2d18
799 #define R200_PP_TXOFFSET_0 0x2d00
801 #define R200_PP_CUBIC_FACES_0 0x2c18
802 #define R200_PP_CUBIC_FACES_1 0x2c38
803 #define R200_PP_CUBIC_FACES_2 0x2c58
804 #define R200_PP_CUBIC_FACES_3 0x2c78
805 #define R200_PP_CUBIC_FACES_4 0x2c98
806 #define R200_PP_CUBIC_FACES_5 0x2cb8
807 #define R200_PP_CUBIC_OFFSET_F1_0 0x2d04
808 #define R200_PP_CUBIC_OFFSET_F2_0 0x2d08
809 #define R200_PP_CUBIC_OFFSET_F3_0 0x2d0c
810 #define R200_PP_CUBIC_OFFSET_F4_0 0x2d10
811 #define R200_PP_CUBIC_OFFSET_F5_0 0x2d14
812 #define R200_PP_CUBIC_OFFSET_F1_1 0x2d1c
813 #define R200_PP_CUBIC_OFFSET_F2_1 0x2d20
814 #define R200_PP_CUBIC_OFFSET_F3_1 0x2d24
815 #define R200_PP_CUBIC_OFFSET_F4_1 0x2d28
816 #define R200_PP_CUBIC_OFFSET_F5_1 0x2d2c
817 #define R200_PP_CUBIC_OFFSET_F1_2 0x2d34
818 #define R200_PP_CUBIC_OFFSET_F2_2 0x2d38
819 #define R200_PP_CUBIC_OFFSET_F3_2 0x2d3c
820 #define R200_PP_CUBIC_OFFSET_F4_2 0x2d40
821 #define R200_PP_CUBIC_OFFSET_F5_2 0x2d44
822 #define R200_PP_CUBIC_OFFSET_F1_3 0x2d4c
823 #define R200_PP_CUBIC_OFFSET_F2_3 0x2d50
824 #define R200_PP_CUBIC_OFFSET_F3_3 0x2d54
825 #define R200_PP_CUBIC_OFFSET_F4_3 0x2d58
826 #define R200_PP_CUBIC_OFFSET_F5_3 0x2d5c
827 #define R200_PP_CUBIC_OFFSET_F1_4 0x2d64
828 #define R200_PP_CUBIC_OFFSET_F2_4 0x2d68
829 #define R200_PP_CUBIC_OFFSET_F3_4 0x2d6c
830 #define R200_PP_CUBIC_OFFSET_F4_4 0x2d70
831 #define R200_PP_CUBIC_OFFSET_F5_4 0x2d74
832 #define R200_PP_CUBIC_OFFSET_F1_5 0x2d7c
833 #define R200_PP_CUBIC_OFFSET_F2_5 0x2d80
834 #define R200_PP_CUBIC_OFFSET_F3_5 0x2d84
835 #define R200_PP_CUBIC_OFFSET_F4_5 0x2d88
836 #define R200_PP_CUBIC_OFFSET_F5_5 0x2d8c
838 #define R200_RE_AUX_SCISSOR_CNTL 0x26f0
839 #define R200_SE_VTE_CNTL 0x20b0
840 #define R200_SE_TCL_OUTPUT_VTX_COMP_SEL 0x2250
841 #define R200_PP_TAM_DEBUG3 0x2d9c
842 #define R200_PP_CNTL_X 0x2cc4
843 #define R200_SE_VAP_CNTL_STATUS 0x2140
844 #define R200_RE_SCISSOR_TL_0 0x1cd8
845 #define R200_RE_SCISSOR_TL_1 0x1ce0
846 #define R200_RE_SCISSOR_TL_2 0x1ce8
847 #define R200_RB3D_DEPTHXY_OFFSET 0x1d60
848 #define R200_RE_AUX_SCISSOR_CNTL 0x26f0
849 #define R200_SE_VTX_STATE_CNTL 0x2180
850 #define R200_RE_POINTSIZE 0x2648
851 #define R200_SE_TCL_INPUT_VTX_VECTOR_ADDR_0 0x2254
853 #define RADEON_PP_TEX_SIZE_0 0x1d04 /* NPOT */
854 #define RADEON_PP_TEX_SIZE_1 0x1d0c
855 #define RADEON_PP_TEX_SIZE_2 0x1d14
857 #define RADEON_PP_CUBIC_FACES_0 0x1d24
858 #define RADEON_PP_CUBIC_FACES_1 0x1d28
859 #define RADEON_PP_CUBIC_FACES_2 0x1d2c
860 #define RADEON_PP_CUBIC_OFFSET_T0_0 0x1dd0 /* bits [31:5] */
861 #define RADEON_PP_CUBIC_OFFSET_T1_0 0x1e00
862 #define RADEON_PP_CUBIC_OFFSET_T2_0 0x1e14
864 #define SE_VAP_CNTL__TCL_ENA_MASK 0x00000001
865 #define SE_VAP_CNTL__FORCE_W_TO_ONE_MASK 0x00010000
866 #define SE_VAP_CNTL__VF_MAX_VTX_NUM__SHIFT 0x00000012
867 #define SE_VTE_CNTL__VTX_XY_FMT_MASK 0x00000100
868 #define SE_VTE_CNTL__VTX_Z_FMT_MASK 0x00000200
869 #define SE_VTX_FMT_0__VTX_Z0_PRESENT_MASK 0x00000001
870 #define SE_VTX_FMT_0__VTX_W0_PRESENT_MASK 0x00000002
871 #define SE_VTX_FMT_0__VTX_COLOR_0_FMT__SHIFT 0x0000000b
872 #define R200_3D_DRAW_IMMD_2 0xC0003500
873 #define R200_SE_VTX_FMT_1 0x208c
874 #define R200_RE_CNTL 0x1c50
876 #define R200_RB3D_BLENDCOLOR 0x3218
878 #define R200_SE_TCL_POINT_SPRITE_CNTL 0x22c4
880 #define R200_PP_TRI_PERF 0x2cf8
882 #define R200_PP_AFS_0 0x2f80
883 #define R200_PP_AFS_1 0x2f00 /* same as txcblend_0 */
885 /* MPEG settings from VHA code */
886 #define RADEON_VHA_SETTO16_1 0x2694
887 #define RADEON_VHA_SETTO16_2 0x2680
888 #define RADEON_VHA_SETTO0_1 0x1840
889 #define RADEON_VHA_FB_OFFSET 0x19e4
890 #define RADEON_VHA_SETTO1AND70S 0x19d8
891 #define RADEON_VHA_DST_PITCH 0x1408
893 // set as reference header
894 #define RADEON_VHA_BACKFRAME0_OFF_Y 0x1840
895 #define RADEON_VHA_BACKFRAME1_OFF_PITCH_Y 0x1844
896 #define RADEON_VHA_BACKFRAME0_OFF_U 0x1848
897 #define RADEON_VHA_BACKFRAME1_OFF_PITCH_U 0x184c
898 #define RADOEN_VHA_BACKFRAME0_OFF_V 0x1850
899 #define RADEON_VHA_BACKFRAME1_OFF_PITCH_V 0x1854
900 #define RADEON_VHA_FORWFRAME0_OFF_Y 0x1858
901 #define RADEON_VHA_FORWFRAME1_OFF_PITCH_Y 0x185c
902 #define RADEON_VHA_FORWFRAME0_OFF_U 0x1860
903 #define RADEON_VHA_FORWFRAME1_OFF_PITCH_U 0x1864
904 #define RADEON_VHA_FORWFRAME0_OFF_V 0x1868
905 #define RADEON_VHA_FORWFRAME0_OFF_PITCH_V 0x1880
906 #define RADEON_VHA_BACKFRAME0_OFF_Y_2 0x1884
907 #define RADEON_VHA_BACKFRAME1_OFF_PITCH_Y_2 0x1888
908 #define RADEON_VHA_BACKFRAME0_OFF_U_2 0x188c
909 #define RADEON_VHA_BACKFRAME1_OFF_PITCH_U_2 0x1890
910 #define RADEON_VHA_BACKFRAME0_OFF_V_2 0x1894
911 #define RADEON_VHA_BACKFRAME1_OFF_PITCH_V_2 0x1898
916 #define RADEON_MAX_USEC_TIMEOUT 100000 /* 100 ms */
918 #define RADEON_LAST_FRAME_REG RADEON_SCRATCH_REG0
919 #define RADEON_LAST_DISPATCH_REG RADEON_SCRATCH_REG1
920 #define RADEON_LAST_CLEAR_REG RADEON_SCRATCH_REG2
921 #define RADEON_LAST_SWI_REG RADEON_SCRATCH_REG3
922 #define RADEON_LAST_DISPATCH 1
924 #define RADEON_MAX_VB_AGE 0x7fffffff
925 #define RADEON_MAX_VB_VERTS (0xffff)
927 #define RADEON_RING_HIGH_MARK 128
929 #define RADEON_PCIGART_TABLE_SIZE (32*1024)
931 #define RADEON_READ(reg) DRM_READ32( dev_priv->mmio, (reg) )
932 #define RADEON_WRITE(reg,val) DRM_WRITE32( dev_priv->mmio, (reg), (val) )
933 #define RADEON_READ8(reg) DRM_READ8( dev_priv->mmio, (reg) )
934 #define RADEON_WRITE8(reg,val) DRM_WRITE8( dev_priv->mmio, (reg), (val) )
936 #define RADEON_WRITE_PLL( addr, val ) \
938 RADEON_WRITE8( RADEON_CLOCK_CNTL_INDEX, \
939 ((addr) & 0x1f) | RADEON_PLL_WR_EN ); \
940 RADEON_WRITE( RADEON_CLOCK_CNTL_DATA, (val) ); \
943 #define RADEON_WRITE_PCIE( addr, val ) \
945 RADEON_WRITE8( RADEON_PCIE_INDEX, \
947 RADEON_WRITE( RADEON_PCIE_DATA, (val) ); \
950 #define CP_PACKET0( reg, n ) \
951 (RADEON_CP_PACKET0 | ((n) << 16) | ((reg) >> 2))
952 #define CP_PACKET0_TABLE( reg, n ) \
953 (RADEON_CP_PACKET0 | RADEON_ONE_REG_WR | ((n) << 16) | ((reg) >> 2))
954 #define CP_PACKET1( reg0, reg1 ) \
955 (RADEON_CP_PACKET1 | (((reg1) >> 2) << 15) | ((reg0) >> 2))
956 #define CP_PACKET2() \
958 #define CP_PACKET3( pkt, n ) \
959 (RADEON_CP_PACKET3 | (pkt) | ((n) << 16))
961 /* ================================================================
962 * Engine control helper macros
965 #define RADEON_WAIT_UNTIL_2D_IDLE() do { \
966 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
967 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
968 RADEON_WAIT_HOST_IDLECLEAN) ); \
971 #define RADEON_WAIT_UNTIL_3D_IDLE() do { \
972 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
973 OUT_RING( (RADEON_WAIT_3D_IDLECLEAN | \
974 RADEON_WAIT_HOST_IDLECLEAN) ); \
977 #define RADEON_WAIT_UNTIL_IDLE() do { \
978 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
979 OUT_RING( (RADEON_WAIT_2D_IDLECLEAN | \
980 RADEON_WAIT_3D_IDLECLEAN | \
981 RADEON_WAIT_HOST_IDLECLEAN) ); \
984 #define RADEON_WAIT_UNTIL_PAGE_FLIPPED() do { \
985 OUT_RING( CP_PACKET0( RADEON_WAIT_UNTIL, 0 ) ); \
986 OUT_RING( RADEON_WAIT_CRTC_PFLIP ); \
989 #define RADEON_FLUSH_CACHE() do { \
990 OUT_RING( CP_PACKET0( RADEON_RB2D_DSTCACHE_CTLSTAT, 0 ) ); \
991 OUT_RING( RADEON_RB2D_DC_FLUSH ); \
994 #define RADEON_PURGE_CACHE() do { \
995 OUT_RING( CP_PACKET0( RADEON_RB2D_DSTCACHE_CTLSTAT, 0 ) ); \
996 OUT_RING( RADEON_RB2D_DC_FLUSH_ALL ); \
999 #define RADEON_FLUSH_ZCACHE() do { \
1000 OUT_RING( CP_PACKET0( RADEON_RB3D_ZCACHE_CTLSTAT, 0 ) ); \
1001 OUT_RING( RADEON_RB3D_ZC_FLUSH ); \
1004 #define RADEON_PURGE_ZCACHE() do { \
1005 OUT_RING( CP_PACKET0( RADEON_RB3D_ZCACHE_CTLSTAT, 0 ) ); \
1006 OUT_RING( RADEON_RB3D_ZC_FLUSH_ALL ); \
1009 /* ================================================================
1010 * Misc helper macros
1013 /* Perfbox functionality only.
1015 #define RING_SPACE_TEST_WITH_RETURN( dev_priv ) \
1017 if (!(dev_priv->stats.boxes & RADEON_BOX_DMA_IDLE)) { \
1018 u32 head = GET_RING_HEAD( dev_priv ); \
1019 if (head == dev_priv->ring.tail) \
1020 dev_priv->stats.boxes |= RADEON_BOX_DMA_IDLE; \
1024 #define VB_AGE_TEST_WITH_RETURN( dev_priv ) \
1026 drm_radeon_sarea_t *sarea_priv = dev_priv->sarea_priv; \
1027 if ( sarea_priv->last_dispatch >= RADEON_MAX_VB_AGE ) { \
1028 int __ret = radeon_do_cp_idle( dev_priv ); \
1029 if ( __ret ) return __ret; \
1030 sarea_priv->last_dispatch = 0; \
1031 radeon_freelist_reset( dev ); \
1035 #define RADEON_DISPATCH_AGE( age ) do { \
1036 OUT_RING( CP_PACKET0( RADEON_LAST_DISPATCH_REG, 0 ) ); \
1040 #define RADEON_FRAME_AGE( age ) do { \
1041 OUT_RING( CP_PACKET0( RADEON_LAST_FRAME_REG, 0 ) ); \
1045 #define RADEON_CLEAR_AGE( age ) do { \
1046 OUT_RING( CP_PACKET0( RADEON_LAST_CLEAR_REG, 0 ) ); \
1050 /* ================================================================
1054 #define RADEON_VERBOSE 0
1056 #define RING_LOCALS int write, _nr; unsigned int mask; u32 *ring;
1058 #define BEGIN_RING( n ) do { \
1059 if ( RADEON_VERBOSE ) { \
1060 DRM_INFO( "BEGIN_RING( %d ) in %s\n", \
1061 n, __FUNCTION__ ); \
1063 if ( dev_priv->ring.space <= (n) * sizeof(u32) ) { \
1065 radeon_wait_ring( dev_priv, (n) * sizeof(u32) ); \
1067 _nr = n; dev_priv->ring.space -= (n) * sizeof(u32); \
1068 ring = dev_priv->ring.start; \
1069 write = dev_priv->ring.tail; \
1070 mask = dev_priv->ring.tail_mask; \
1073 #define ADVANCE_RING() do { \
1074 if ( RADEON_VERBOSE ) { \
1075 DRM_INFO( "ADVANCE_RING() wr=0x%06x tail=0x%06x\n", \
1076 write, dev_priv->ring.tail ); \
1078 if (((dev_priv->ring.tail + _nr) & mask) != write) { \
1080 "ADVANCE_RING(): mismatch: nr: %x write: %x line: %d\n", \
1081 ((dev_priv->ring.tail + _nr) & mask), \
1084 dev_priv->ring.tail = write; \
1087 #define COMMIT_RING() do { \
1088 /* Flush writes to ring */ \
1089 DRM_MEMORYBARRIER(); \
1090 GET_RING_HEAD( dev_priv ); \
1091 RADEON_WRITE( RADEON_CP_RB_WPTR, dev_priv->ring.tail ); \
1092 /* read from PCI bus to ensure correct posting */ \
1093 RADEON_READ( RADEON_CP_RB_RPTR ); \
1096 #define OUT_RING( x ) do { \
1097 if ( RADEON_VERBOSE ) { \
1098 DRM_INFO( " OUT_RING( 0x%08x ) at 0x%x\n", \
1099 (unsigned int)(x), write ); \
1101 ring[write++] = (x); \
1105 #define OUT_RING_REG( reg, val ) do { \
1106 OUT_RING( CP_PACKET0( reg, 0 ) ); \
1110 #define OUT_RING_TABLE( tab, sz ) do { \
1112 int *_tab = (int *)(tab); \
1114 if (write + _size > mask) { \
1115 int _i = (mask+1) - write; \
1118 *(int *)(ring + write) = *_tab++; \
1125 while (_size > 0) { \
1126 *(ring + write) = *_tab++; \
1133 #endif /* __RADEON_DRV_H__ */