opcodes/arm-dis.c

   1 /* Instruction printing code for the ARM
   2    Copyright (C) 1994-2019 Free Software Foundation, Inc.
   3    Contributed by Richard Earnshaw (rwe@pegasus.esprit.ec.org)
   4    Modification by James G. Smith (jsmith@cygnus.co.uk)
   5
   6    This file is part of libopcodes.
   7
   8    This library is free software; you can redistribute it and/or modify
   9    it under the terms of the GNU General Public License as published by
  10    the Free Software Foundation; either version 3 of the License, or
  11    (at your option) any later version.
  12
  13    It is distributed in the hope that it will be useful, but WITHOUT
  14    ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
  15    or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
  16    License for more details.
  17
  18    You should have received a copy of the GNU General Public License
  19    along with this program; if not, write to the Free Software
  20    Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
  21    MA 02110-1301, USA.  */
  22
  23 #include "sysdep.h"
  24
  25 #include "disassemble.h"
  26 #include "opcode/arm.h"
  27 #include "opintl.h"
  28 #include "safe-ctype.h"
  29 #include "libiberty.h"
  30 #include "floatformat.h"
  31
  32 /* FIXME: This shouldn't be done here.  */
  33 #include "coff/internal.h"
  34 #include "libcoff.h"
  35 #include "bfd.h"
  36 #include "elf-bfd.h"
  37 #include "elf/internal.h"
  38 #include "elf/arm.h"
  39 #include "mach-o.h"
  40
  41 /* FIXME: Belongs in global header.  */
  42 #ifndef strneq
  43 #define strneq(a,b,n)   (strncmp ((a), (b), (n)) == 0)
  44 #endif
  45
  46 /* Cached mapping symbol state.  */
  47 enum map_type
  48 {
  49   MAP_ARM,
  50   MAP_THUMB,
  51   MAP_DATA
  52 };
  53
  54 struct arm_private_data
  55 {
  56   /* The features to use when disassembling optional instructions.  */
  57   arm_feature_set features;
  58
  59   /* Track the last type (although this doesn't seem to be useful) */
  60   enum map_type last_type;
  61
  62   /* Tracking symbol table information */
  63   int last_mapping_sym;
  64
  65   /* The end range of the current range being disassembled.  */
  66   bfd_vma last_stop_offset;
  67   bfd_vma last_mapping_addr;
  68 };
  69
  70 struct opcode32
  71 {
  72   arm_feature_set arch;         /* Architecture defining this insn.  */
  73   unsigned long value;          /* If arch is 0 then value is a sentinel.  */
  74   unsigned long mask;           /* Recognise insn if (op & mask) == value.  */
  75   const char *  assembler;      /* How to disassemble this insn.  */
  76 };
  77
  78 struct opcode16
  79 {
  80   arm_feature_set arch;         /* Architecture defining this insn.  */
  81   unsigned short value, mask;   /* Recognise insn if (op & mask) == value.  */
  82   const char *assembler;        /* How to disassemble this insn.  */
  83 };
  84
  85 /* print_insn_coprocessor recognizes the following format control codes:
  86
  87    %%                   %
  88
  89    %c                   print condition code (always bits 28-31 in ARM mode)
  90    %q                   print shifter argument
  91    %u                   print condition code (unconditional in ARM mode,
  92                           UNPREDICTABLE if not AL in Thumb)
  93    %A                   print address for ldc/stc/ldf/stf instruction
  94    %B                   print vstm/vldm register list
  95    %I                   print cirrus signed shift immediate: bits 0..3|4..6
  96    %F                   print the COUNT field of a LFM/SFM instruction.
  97    %P                   print floating point precision in arithmetic insn
  98    %Q                   print floating point precision in ldf/stf insn
  99    %R                   print floating point rounding mode
 100
 101    %<bitfield>c         print as a condition code (for vsel)
 102    %<bitfield>r         print as an ARM register
 103    %<bitfield>R         as %<>r but r15 is UNPREDICTABLE
 104    %<bitfield>ru        as %<>r but each u register must be unique.
 105    %<bitfield>d         print the bitfield in decimal
 106    %<bitfield>k         print immediate for VFPv3 conversion instruction
 107    %<bitfield>x         print the bitfield in hex
 108    %<bitfield>X         print the bitfield as 1 hex digit without leading "0x"
 109    %<bitfield>f         print a floating point constant if >7 else a
 110                         floating point register
 111    %<bitfield>w         print as an iWMMXt width field - [bhwd]ss/us
 112    %<bitfield>g         print as an iWMMXt 64-bit register
 113    %<bitfield>G         print as an iWMMXt general purpose or control register
 114    %<bitfield>D         print as a NEON D register
 115    %<bitfield>Q         print as a NEON Q register
 116    %<bitfield>V         print as a NEON D or Q register
 117    %<bitfield>E         print a quarter-float immediate value
 118
 119    %y<code>             print a single precision VFP reg.
 120                           Codes: 0=>Sm, 1=>Sd, 2=>Sn, 3=>multi-list, 4=>Sm pair
 121    %z<code>             print a double precision VFP reg
 122                           Codes: 0=>Dm, 1=>Dd, 2=>Dn, 3=>multi-list
 123
 124    %<bitfield>'c        print specified char iff bitfield is all ones
 125    %<bitfield>`c        print specified char iff bitfield is all zeroes
 126    %<bitfield>?ab...    select from array of values in big endian order
 127
 128    %L                   print as an iWMMXt N/M width field.
 129    %Z                   print the Immediate of a WSHUFH instruction.
 130    %l                   like 'A' except use byte offsets for 'B' & 'H'
 131                         versions.
 132    %i                   print 5-bit immediate in bits 8,3..0
 133                         (print "32" when 0)
 134    %r                   print register offset address for wldt/wstr instruction.  */
 135
 136 enum opcode_sentinel_enum
 137 {
 138   SENTINEL_IWMMXT_START = 1,
 139   SENTINEL_IWMMXT_END,
 140   SENTINEL_GENERIC_START
 141 } opcode_sentinels;
 142
 143 #define UNDEFINED_INSTRUCTION      "\t\t; <UNDEFINED> instruction: %0-31x"
 144 #define UNKNOWN_INSTRUCTION_32BIT  "\t\t; <UNDEFINED> instruction: %08x"
 145 #define UNKNOWN_INSTRUCTION_16BIT  "\t\t; <UNDEFINED> instruction: %04x"
 146 #define UNPREDICTABLE_INSTRUCTION  "\t; <UNPREDICTABLE>"
 147
 148 /* Common coprocessor opcodes shared between Arm and Thumb-2.  */
 149
 150 static const struct opcode32 coprocessor_opcodes[] =
 151 {
 152   /* XScale instructions.  */
 153   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 154     0x0e200010, 0x0fff0ff0,
 155     "mia%c\tacc0, %0-3r, %12-15r"},
 156   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 157     0x0e280010, 0x0fff0ff0,
 158     "miaph%c\tacc0, %0-3r, %12-15r"},
 159   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 160     0x0e2c0010, 0x0ffc0ff0, "mia%17'T%17`B%16'T%16`B%c\tacc0, %0-3r, %12-15r"},
 161   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 162     0x0c400000, 0x0ff00fff, "mar%c\tacc0, %12-15r, %16-19r"},
 163   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 164     0x0c500000, 0x0ff00fff, "mra%c\t%12-15r, %16-19r, acc0"},
 165
 166   /* Intel Wireless MMX technology instructions.  */
 167   {ARM_FEATURE_CORE_LOW (0), SENTINEL_IWMMXT_START, 0, "" },
 168   {ARM_FEATURE_COPROC (ARM_CEXT_IWMMXT),
 169     0x0e130130, 0x0f3f0fff, "tandc%22-23w%c\t%12-15r"},
 170   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 171     0x0e400010, 0x0ff00f3f, "tbcst%6-7w%c\t%16-19g, %12-15r"},
 172   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 173     0x0e130170, 0x0f3f0ff8, "textrc%22-23w%c\t%12-15r, #%0-2d"},
 174   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 175     0x0e100070, 0x0f300ff0, "textrm%3?su%22-23w%c\t%12-15r, %16-19g, #%0-2d"},
 176   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 177     0x0e600010, 0x0ff00f38, "tinsr%6-7w%c\t%16-19g, %12-15r, #%0-2d"},
 178   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 179     0x0e000110, 0x0ff00fff, "tmcr%c\t%16-19G, %12-15r"},
 180   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 181     0x0c400000, 0x0ff00ff0, "tmcrr%c\t%0-3g, %12-15r, %16-19r"},
 182   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 183     0x0e2c0010, 0x0ffc0e10, "tmia%17?tb%16?tb%c\t%5-8g, %0-3r, %12-15r"},
 184   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 185     0x0e200010, 0x0fff0e10, "tmia%c\t%5-8g, %0-3r, %12-15r"},
 186   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 187     0x0e280010, 0x0fff0e10, "tmiaph%c\t%5-8g, %0-3r, %12-15r"},
 188   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 189     0x0e100030, 0x0f300fff, "tmovmsk%22-23w%c\t%12-15r, %16-19g"},
 190   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 191     0x0e100110, 0x0ff00ff0, "tmrc%c\t%12-15r, %16-19G"},
 192   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 193     0x0c500000, 0x0ff00ff0, "tmrrc%c\t%12-15r, %16-19r, %0-3g"},
 194   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 195     0x0e130150, 0x0f3f0fff, "torc%22-23w%c\t%12-15r"},
 196   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 197     0x0e120190, 0x0f3f0fff, "torvsc%22-23w%c\t%12-15r"},
 198   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 199     0x0e2001c0, 0x0f300fff, "wabs%22-23w%c\t%12-15g, %16-19g"},
 200   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 201     0x0e0001c0, 0x0f300fff, "wacc%22-23w%c\t%12-15g, %16-19g"},
 202   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 203     0x0e000180, 0x0f000ff0, "wadd%20-23w%c\t%12-15g, %16-19g, %0-3g"},
 204   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 205     0x0e2001a0, 0x0fb00ff0, "waddbhus%22?ml%c\t%12-15g, %16-19g, %0-3g"},
 206   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 207     0x0ea001a0, 0x0ff00ff0, "waddsubhx%c\t%12-15g, %16-19g, %0-3g"},
 208   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 209     0x0e000020, 0x0f800ff0, "waligni%c\t%12-15g, %16-19g, %0-3g, #%20-22d"},
 210   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 211     0x0e800020, 0x0fc00ff0, "walignr%20-21d%c\t%12-15g, %16-19g, %0-3g"},
 212   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 213     0x0e200000, 0x0fe00ff0, "wand%20'n%c\t%12-15g, %16-19g, %0-3g"},
 214   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 215     0x0e800000, 0x0fa00ff0, "wavg2%22?hb%20'r%c\t%12-15g, %16-19g, %0-3g"},
 216   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 217     0x0e400000, 0x0fe00ff0, "wavg4%20'r%c\t%12-15g, %16-19g, %0-3g"},
 218   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 219     0x0e000060, 0x0f300ff0, "wcmpeq%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 220   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 221     0x0e100060, 0x0f100ff0, "wcmpgt%21?su%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 222   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 223     0xfc500100, 0xfe500f00, "wldrd\t%12-15g, %r"},
 224   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 225     0xfc100100, 0xfe500f00, "wldrw\t%12-15G, %A"},
 226   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 227     0x0c100000, 0x0e100e00, "wldr%L%c\t%12-15g, %l"},
 228   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 229     0x0e400100, 0x0fc00ff0, "wmac%21?su%20'z%c\t%12-15g, %16-19g, %0-3g"},
 230   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 231     0x0e800100, 0x0fc00ff0, "wmadd%21?su%20'x%c\t%12-15g, %16-19g, %0-3g"},
 232   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 233     0x0ec00100, 0x0fd00ff0, "wmadd%21?sun%c\t%12-15g, %16-19g, %0-3g"},
 234   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 235     0x0e000160, 0x0f100ff0, "wmax%21?su%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 236   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 237     0x0e000080, 0x0f100fe0, "wmerge%c\t%12-15g, %16-19g, %0-3g, #%21-23d"},
 238   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 239     0x0e0000a0, 0x0f800ff0, "wmia%21?tb%20?tb%22'n%c\t%12-15g, %16-19g, %0-3g"},
 240   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 241     0x0e800120, 0x0f800ff0,
 242     "wmiaw%21?tb%20?tb%22'n%c\t%12-15g, %16-19g, %0-3g"},
 243   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 244     0x0e100160, 0x0f100ff0, "wmin%21?su%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 245   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 246     0x0e000100, 0x0fc00ff0, "wmul%21?su%20?ml%23'r%c\t%12-15g, %16-19g, %0-3g"},
 247   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 248     0x0ed00100, 0x0fd00ff0, "wmul%21?sumr%c\t%12-15g, %16-19g, %0-3g"},
 249   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 250     0x0ee000c0, 0x0fe00ff0, "wmulwsm%20`r%c\t%12-15g, %16-19g, %0-3g"},
 251   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 252     0x0ec000c0, 0x0fe00ff0, "wmulwum%20`r%c\t%12-15g, %16-19g, %0-3g"},
 253   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 254     0x0eb000c0, 0x0ff00ff0, "wmulwl%c\t%12-15g, %16-19g, %0-3g"},
 255   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 256     0x0e8000a0, 0x0f800ff0,
 257     "wqmia%21?tb%20?tb%22'n%c\t%12-15g, %16-19g, %0-3g"},
 258   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 259     0x0e100080, 0x0fd00ff0, "wqmulm%21'r%c\t%12-15g, %16-19g, %0-3g"},
 260   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 261     0x0ec000e0, 0x0fd00ff0, "wqmulwm%21'r%c\t%12-15g, %16-19g, %0-3g"},
 262   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 263     0x0e000000, 0x0ff00ff0, "wor%c\t%12-15g, %16-19g, %0-3g"},
 264   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 265     0x0e000080, 0x0f000ff0, "wpack%20-23w%c\t%12-15g, %16-19g, %0-3g"},
 266   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 267     0xfe300040, 0xff300ef0, "wror%22-23w\t%12-15g, %16-19g, #%i"},
 268   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 269     0x0e300040, 0x0f300ff0, "wror%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 270   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 271     0x0e300140, 0x0f300ff0, "wror%22-23wg%c\t%12-15g, %16-19g, %0-3G"},
 272   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 273     0x0e000120, 0x0fa00ff0, "wsad%22?hb%20'z%c\t%12-15g, %16-19g, %0-3g"},
 274   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 275     0x0e0001e0, 0x0f000ff0, "wshufh%c\t%12-15g, %16-19g, #%Z"},
 276   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 277     0xfe100040, 0xff300ef0, "wsll%22-23w\t%12-15g, %16-19g, #%i"},
 278   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 279     0x0e100040, 0x0f300ff0, "wsll%22-23w%8'g%c\t%12-15g, %16-19g, %0-3g"},
 280   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 281     0x0e100148, 0x0f300ffc, "wsll%22-23w%8'g%c\t%12-15g, %16-19g, %0-3G"},
 282   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 283     0xfe000040, 0xff300ef0, "wsra%22-23w\t%12-15g, %16-19g, #%i"},
 284   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 285     0x0e000040, 0x0f300ff0, "wsra%22-23w%8'g%c\t%12-15g, %16-19g, %0-3g"},
 286   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 287     0x0e000148, 0x0f300ffc, "wsra%22-23w%8'g%c\t%12-15g, %16-19g, %0-3G"},
 288   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 289     0xfe200040, 0xff300ef0, "wsrl%22-23w\t%12-15g, %16-19g, #%i"},
 290   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 291     0x0e200040, 0x0f300ff0, "wsrl%22-23w%8'g%c\t%12-15g, %16-19g, %0-3g"},
 292   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 293     0x0e200148, 0x0f300ffc, "wsrl%22-23w%8'g%c\t%12-15g, %16-19g, %0-3G"},
 294   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 295     0xfc400100, 0xfe500f00, "wstrd\t%12-15g, %r"},
 296   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 297     0xfc000100, 0xfe500f00, "wstrw\t%12-15G, %A"},
 298   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 299     0x0c000000, 0x0e100e00, "wstr%L%c\t%12-15g, %l"},
 300   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 301     0x0e0001a0, 0x0f000ff0, "wsub%20-23w%c\t%12-15g, %16-19g, %0-3g"},
 302   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 303     0x0ed001c0, 0x0ff00ff0, "wsubaddhx%c\t%12-15g, %16-19g, %0-3g"},
 304   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 305     0x0e1001c0, 0x0f300ff0, "wabsdiff%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 306   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 307     0x0e0000c0, 0x0fd00fff, "wunpckeh%21?sub%c\t%12-15g, %16-19g"},
 308   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 309     0x0e4000c0, 0x0fd00fff, "wunpckeh%21?suh%c\t%12-15g, %16-19g"},
 310   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 311     0x0e8000c0, 0x0fd00fff, "wunpckeh%21?suw%c\t%12-15g, %16-19g"},
 312   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 313     0x0e0000e0, 0x0f100fff, "wunpckel%21?su%22-23w%c\t%12-15g, %16-19g"},
 314   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 315     0x0e1000c0, 0x0f300ff0, "wunpckih%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 316   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 317     0x0e1000e0, 0x0f300ff0, "wunpckil%22-23w%c\t%12-15g, %16-19g, %0-3g"},
 318   {ARM_FEATURE_COPROC (ARM_CEXT_XSCALE),
 319     0x0e100000, 0x0ff00ff0, "wxor%c\t%12-15g, %16-19g, %0-3g"},
 320   {ARM_FEATURE_CORE_LOW (0),
 321     SENTINEL_IWMMXT_END, 0, "" },
 322
 323   /* Floating point coprocessor (FPA) instructions.  */
 324   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 325     0x0e000100, 0x0ff08f10, "adf%c%P%R\t%12-14f, %16-18f, %0-3f"},
 326   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 327     0x0e100100, 0x0ff08f10, "muf%c%P%R\t%12-14f, %16-18f, %0-3f"},
 328   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 329     0x0e200100, 0x0ff08f10, "suf%c%P%R\t%12-14f, %16-18f, %0-3f"},
 330   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 331     0x0e300100, 0x0ff08f10, "rsf%c%P%R\t%12-14f, %16-18f, %0-3f"},
 332   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 333     0x0e400100, 0x0ff08f10, "dvf%c%P%R\t%12-14f, %16-18f, %0-3f"},
 334   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 335     0x0e500100, 0x0ff08f10, "rdf%c%P%R\t%12-14f, %16-18f, %0-3f"},
 336   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 337     0x0e600100, 0x0ff08f10, "pow%c%P%R\t%12-14f, %16-18f, %0-3f"},
 338   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 339     0x0e700100, 0x0ff08f10, "rpw%c%P%R\t%12-14f, %16-18f, %0-3f"},
 340   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 341     0x0e800100, 0x0ff08f10, "rmf%c%P%R\t%12-14f, %16-18f, %0-3f"},
 342   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 343     0x0e900100, 0x0ff08f10, "fml%c%P%R\t%12-14f, %16-18f, %0-3f"},
 344   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 345     0x0ea00100, 0x0ff08f10, "fdv%c%P%R\t%12-14f, %16-18f, %0-3f"},
 346   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 347     0x0eb00100, 0x0ff08f10, "frd%c%P%R\t%12-14f, %16-18f, %0-3f"},
 348   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 349     0x0ec00100, 0x0ff08f10, "pol%c%P%R\t%12-14f, %16-18f, %0-3f"},
 350   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 351     0x0e008100, 0x0ff08f10, "mvf%c%P%R\t%12-14f, %0-3f"},
 352   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 353     0x0e108100, 0x0ff08f10, "mnf%c%P%R\t%12-14f, %0-3f"},
 354   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 355     0x0e208100, 0x0ff08f10, "abs%c%P%R\t%12-14f, %0-3f"},
 356   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 357     0x0e308100, 0x0ff08f10, "rnd%c%P%R\t%12-14f, %0-3f"},
 358   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 359     0x0e408100, 0x0ff08f10, "sqt%c%P%R\t%12-14f, %0-3f"},
 360   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 361     0x0e508100, 0x0ff08f10, "log%c%P%R\t%12-14f, %0-3f"},
 362   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 363     0x0e608100, 0x0ff08f10, "lgn%c%P%R\t%12-14f, %0-3f"},
 364   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 365     0x0e708100, 0x0ff08f10, "exp%c%P%R\t%12-14f, %0-3f"},
 366   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 367     0x0e808100, 0x0ff08f10, "sin%c%P%R\t%12-14f, %0-3f"},
 368   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 369     0x0e908100, 0x0ff08f10, "cos%c%P%R\t%12-14f, %0-3f"},
 370   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 371     0x0ea08100, 0x0ff08f10, "tan%c%P%R\t%12-14f, %0-3f"},
 372   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 373     0x0eb08100, 0x0ff08f10, "asn%c%P%R\t%12-14f, %0-3f"},
 374   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 375     0x0ec08100, 0x0ff08f10, "acs%c%P%R\t%12-14f, %0-3f"},
 376   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 377     0x0ed08100, 0x0ff08f10, "atn%c%P%R\t%12-14f, %0-3f"},
 378   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 379     0x0ee08100, 0x0ff08f10, "urd%c%P%R\t%12-14f, %0-3f"},
 380   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 381     0x0ef08100, 0x0ff08f10, "nrm%c%P%R\t%12-14f, %0-3f"},
 382   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 383     0x0e000110, 0x0ff00f1f, "flt%c%P%R\t%16-18f, %12-15r"},
 384   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 385     0x0e100110, 0x0fff0f98, "fix%c%R\t%12-15r, %0-2f"},
 386   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 387     0x0e200110, 0x0fff0fff, "wfs%c\t%12-15r"},
 388   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 389     0x0e300110, 0x0fff0fff, "rfs%c\t%12-15r"},
 390   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 391     0x0e400110, 0x0fff0fff, "wfc%c\t%12-15r"},
 392   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 393     0x0e500110, 0x0fff0fff, "rfc%c\t%12-15r"},
 394   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 395     0x0e90f110, 0x0ff8fff0, "cmf%c\t%16-18f, %0-3f"},
 396   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 397     0x0eb0f110, 0x0ff8fff0, "cnf%c\t%16-18f, %0-3f"},
 398   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 399     0x0ed0f110, 0x0ff8fff0, "cmfe%c\t%16-18f, %0-3f"},
 400   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 401     0x0ef0f110, 0x0ff8fff0, "cnfe%c\t%16-18f, %0-3f"},
 402   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 403     0x0c000100, 0x0e100f00, "stf%c%Q\t%12-14f, %A"},
 404   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V1),
 405     0x0c100100, 0x0e100f00, "ldf%c%Q\t%12-14f, %A"},
 406   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V2),
 407     0x0c000200, 0x0e100f00, "sfm%c\t%12-14f, %F, %A"},
 408   {ARM_FEATURE_COPROC (FPU_FPA_EXT_V2),
 409     0x0c100200, 0x0e100f00, "lfm%c\t%12-14f, %F, %A"},
 410
 411   /* ARMv8-M Mainline Security Extensions instructions.  */
 412   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M_MAIN),
 413     0xec300a00, 0xfff0ffff, "vlldm\t%16-19r"},
 414   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M_MAIN),
 415     0xec200a00, 0xfff0ffff, "vlstm\t%16-19r"},
 416
 417   /* Register load/store.  */
 418   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 419     0x0d2d0b00, 0x0fbf0f01, "vpush%c\t%B"},
 420   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 421     0x0d200b00, 0x0fb00f01, "vstmdb%c\t%16-19r!, %B"},
 422   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 423     0x0d300b00, 0x0fb00f01, "vldmdb%c\t%16-19r!, %B"},
 424   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 425     0x0c800b00, 0x0f900f01, "vstmia%c\t%16-19r%21'!, %B"},
 426   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 427     0x0cbd0b00, 0x0fbf0f01, "vpop%c\t%B"},
 428   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 429     0x0c900b00, 0x0f900f01, "vldmia%c\t%16-19r%21'!, %B"},
 430   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 431     0x0d000b00, 0x0f300f00, "vstr%c\t%12-15,22D, %A"},
 432   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD | FPU_NEON_EXT_V1),
 433     0x0d100b00, 0x0f300f00, "vldr%c\t%12-15,22D, %A"},
 434   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 435     0x0d2d0a00, 0x0fbf0f00, "vpush%c\t%y3"},
 436   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 437     0x0d200a00, 0x0fb00f00, "vstmdb%c\t%16-19r!, %y3"},
 438   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 439     0x0d300a00, 0x0fb00f00, "vldmdb%c\t%16-19r!, %y3"},
 440   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 441     0x0c800a00, 0x0f900f00, "vstmia%c\t%16-19r%21'!, %y3"},
 442   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 443     0x0cbd0a00, 0x0fbf0f00, "vpop%c\t%y3"},
 444   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 445     0x0c900a00, 0x0f900f00, "vldmia%c\t%16-19r%21'!, %y3"},
 446   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 447     0x0d000a00, 0x0f300f00, "vstr%c\t%y1, %A"},
 448   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 449     0x0d100a00, 0x0f300f00, "vldr%c\t%y1, %A"},
 450
 451   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 452     0x0d200b01, 0x0fb00f01, "fstmdbx%c\t%16-19r!, %z3\t;@ Deprecated"},
 453   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 454     0x0d300b01, 0x0fb00f01, "fldmdbx%c\t%16-19r!, %z3\t;@ Deprecated"},
 455   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 456     0x0c800b01, 0x0f900f01, "fstmiax%c\t%16-19r%21'!, %z3\t;@ Deprecated"},
 457   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 458     0x0c900b01, 0x0f900f01, "fldmiax%c\t%16-19r%21'!, %z3\t;@ Deprecated"},
 459
 460   /* Data transfer between ARM and NEON registers.  */
 461   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 462     0x0e800b10, 0x0ff00f70, "vdup%c.32\t%16-19,7D, %12-15r"},
 463   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 464     0x0e800b30, 0x0ff00f70, "vdup%c.16\t%16-19,7D, %12-15r"},
 465   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 466     0x0ea00b10, 0x0ff00f70, "vdup%c.32\t%16-19,7Q, %12-15r"},
 467   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 468     0x0ea00b30, 0x0ff00f70, "vdup%c.16\t%16-19,7Q, %12-15r"},
 469   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 470     0x0ec00b10, 0x0ff00f70, "vdup%c.8\t%16-19,7D, %12-15r"},
 471   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 472     0x0ee00b10, 0x0ff00f70, "vdup%c.8\t%16-19,7Q, %12-15r"},
 473   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 474     0x0c400b10, 0x0ff00fd0, "vmov%c\t%0-3,5D, %12-15r, %16-19r"},
 475   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 476     0x0c500b10, 0x0ff00fd0, "vmov%c\t%12-15r, %16-19r, %0-3,5D"},
 477   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 478     0x0e000b10, 0x0fd00f70, "vmov%c.32\t%16-19,7D[%21d], %12-15r"},
 479   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 480     0x0e100b10, 0x0f500f70, "vmov%c.32\t%12-15r, %16-19,7D[%21d]"},
 481   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 482     0x0e000b30, 0x0fd00f30, "vmov%c.16\t%16-19,7D[%6,21d], %12-15r"},
 483   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 484     0x0e100b30, 0x0f500f30, "vmov%c.%23?us16\t%12-15r, %16-19,7D[%6,21d]"},
 485   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 486     0x0e400b10, 0x0fd00f10, "vmov%c.8\t%16-19,7D[%5,6,21d], %12-15r"},
 487   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
 488     0x0e500b10, 0x0f500f10, "vmov%c.%23?us8\t%12-15r, %16-19,7D[%5,6,21d]"},
 489   /* Half-precision conversion instructions.  */
 490   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 491     0x0eb20b40, 0x0fbf0f50, "vcvt%7?tb%c.f64.f16\t%z1, %y0"},
 492   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 493     0x0eb30b40, 0x0fbf0f50, "vcvt%7?tb%c.f16.f64\t%y1, %z0"},
 494   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FP16),
 495     0x0eb20a40, 0x0fbf0f50, "vcvt%7?tb%c.f32.f16\t%y1, %y0"},
 496   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FP16),
 497     0x0eb30a40, 0x0fbf0f50, "vcvt%7?tb%c.f16.f32\t%y1, %y0"},
 498
 499   /* Floating point coprocessor (VFP) instructions.  */
 500   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 501     0x0ee00a10, 0x0fff0fff, "vmsr%c\tfpsid, %12-15r"},
 502   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 503     0x0ee10a10, 0x0fff0fff, "vmsr%c\tfpscr, %12-15r"},
 504   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 505     0x0ee60a10, 0x0fff0fff, "vmsr%c\tmvfr1, %12-15r"},
 506   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 507     0x0ee70a10, 0x0fff0fff, "vmsr%c\tmvfr0, %12-15r"},
 508   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 509     0x0ee50a10, 0x0fff0fff, "vmsr%c\tmvfr2, %12-15r"},
 510   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 511     0x0ee80a10, 0x0fff0fff, "vmsr%c\tfpexc, %12-15r"},
 512   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 513     0x0ee90a10, 0x0fff0fff, "vmsr%c\tfpinst, %12-15r\t@ Impl def"},
 514   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 515     0x0eea0a10, 0x0fff0fff, "vmsr%c\tfpinst2, %12-15r\t@ Impl def"},
 516   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 517     0x0ef00a10, 0x0fff0fff, "vmrs%c\t%12-15r, fpsid"},
 518   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 519     0x0ef1fa10, 0x0fffffff, "vmrs%c\tAPSR_nzcv, fpscr"},
 520   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 521     0x0ef10a10, 0x0fff0fff, "vmrs%c\t%12-15r, fpscr"},
 522   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 523     0x0ef50a10, 0x0fff0fff, "vmrs%c\t%12-15r, mvfr2"},
 524   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 525     0x0ef60a10, 0x0fff0fff, "vmrs%c\t%12-15r, mvfr1"},
 526   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 527     0x0ef70a10, 0x0fff0fff, "vmrs%c\t%12-15r, mvfr0"},
 528   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 529     0x0ef80a10, 0x0fff0fff, "vmrs%c\t%12-15r, fpexc"},
 530   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 531     0x0ef90a10, 0x0fff0fff, "vmrs%c\t%12-15r, fpinst\t@ Impl def"},
 532   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 533     0x0efa0a10, 0x0fff0fff, "vmrs%c\t%12-15r, fpinst2\t@ Impl def"},
 534   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 535     0x0e000b10, 0x0fd00fff, "vmov%c.32\t%z2[%21d], %12-15r"},
 536   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 537     0x0e100b10, 0x0fd00fff, "vmov%c.32\t%12-15r, %z2[%21d]"},
 538   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 539     0x0ee00a10, 0x0ff00fff, "vmsr%c\t<impl def %16-19x>, %12-15r"},
 540   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 541     0x0ef00a10, 0x0ff00fff, "vmrs%c\t%12-15r, <impl def %16-19x>"},
 542   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 543     0x0e000a10, 0x0ff00f7f, "vmov%c\t%y2, %12-15r"},
 544   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 545     0x0e100a10, 0x0ff00f7f, "vmov%c\t%12-15r, %y2"},
 546   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 547     0x0eb50a40, 0x0fbf0f70, "vcmp%7'e%c.f32\t%y1, #0.0"},
 548   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 549     0x0eb50b40, 0x0fbf0f70, "vcmp%7'e%c.f64\t%z1, #0.0"},
 550   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 551     0x0eb00a40, 0x0fbf0fd0, "vmov%c.f32\t%y1, %y0"},
 552   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 553     0x0eb00ac0, 0x0fbf0fd0, "vabs%c.f32\t%y1, %y0"},
 554   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 555     0x0eb00b40, 0x0fbf0fd0, "vmov%c.f64\t%z1, %z0"},
 556   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 557     0x0eb00bc0, 0x0fbf0fd0, "vabs%c.f64\t%z1, %z0"},
 558   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 559     0x0eb10a40, 0x0fbf0fd0, "vneg%c.f32\t%y1, %y0"},
 560   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 561     0x0eb10ac0, 0x0fbf0fd0, "vsqrt%c.f32\t%y1, %y0"},
 562   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 563     0x0eb10b40, 0x0fbf0fd0, "vneg%c.f64\t%z1, %z0"},
 564   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 565     0x0eb10bc0, 0x0fbf0fd0, "vsqrt%c.f64\t%z1, %z0"},
 566   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 567     0x0eb70ac0, 0x0fbf0fd0, "vcvt%c.f64.f32\t%z1, %y0"},
 568   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 569     0x0eb70bc0, 0x0fbf0fd0, "vcvt%c.f32.f64\t%y1, %z0"},
 570   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 571     0x0eb80a40, 0x0fbf0f50, "vcvt%c.f32.%7?su32\t%y1, %y0"},
 572   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 573     0x0eb80b40, 0x0fbf0f50, "vcvt%c.f64.%7?su32\t%z1, %y0"},
 574   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 575     0x0eb40a40, 0x0fbf0f50, "vcmp%7'e%c.f32\t%y1, %y0"},
 576   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 577     0x0eb40b40, 0x0fbf0f50, "vcmp%7'e%c.f64\t%z1, %z0"},
 578   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V3xD),
 579     0x0eba0a40, 0x0fbe0f50, "vcvt%c.f32.%16?us%7?31%7?26\t%y1, %y1, #%5,0-3k"},
 580   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V3),
 581     0x0eba0b40, 0x0fbe0f50, "vcvt%c.f64.%16?us%7?31%7?26\t%z1, %z1, #%5,0-3k"},
 582   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 583     0x0ebc0a40, 0x0fbe0f50, "vcvt%7`r%c.%16?su32.f32\t%y1, %y0"},
 584   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 585     0x0ebc0b40, 0x0fbe0f50, "vcvt%7`r%c.%16?su32.f64\t%y1, %z0"},
 586   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V3xD),
 587     0x0ebe0a40, 0x0fbe0f50, "vcvt%c.%16?us%7?31%7?26.f32\t%y1, %y1, #%5,0-3k"},
 588   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V3),
 589     0x0ebe0b40, 0x0fbe0f50, "vcvt%c.%16?us%7?31%7?26.f64\t%z1, %z1, #%5,0-3k"},
 590   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 591     0x0c500b10, 0x0fb00ff0, "vmov%c\t%12-15r, %16-19r, %z0"},
 592   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V3xD),
 593     0x0eb00a00, 0x0fb00ff0, "vmov%c.f32\t%y1, #%0-3,16-19E"},
 594   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V3),
 595     0x0eb00b00, 0x0fb00ff0, "vmov%c.f64\t%z1, #%0-3,16-19E"},
 596   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V2),
 597     0x0c400a10, 0x0ff00fd0, "vmov%c\t%y4, %12-15r, %16-19r"},
 598   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V2),
 599     0x0c400b10, 0x0ff00fd0, "vmov%c\t%z0, %12-15r, %16-19r"},
 600   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V2),
 601     0x0c500a10, 0x0ff00fd0, "vmov%c\t%12-15r, %16-19r, %y4"},
 602   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 603     0x0e000a00, 0x0fb00f50, "vmla%c.f32\t%y1, %y2, %y0"},
 604   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 605     0x0e000a40, 0x0fb00f50, "vmls%c.f32\t%y1, %y2, %y0"},
 606   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 607     0x0e000b00, 0x0fb00f50, "vmla%c.f64\t%z1, %z2, %z0"},
 608   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 609     0x0e000b40, 0x0fb00f50, "vmls%c.f64\t%z1, %z2, %z0"},
 610   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 611     0x0e100a00, 0x0fb00f50, "vnmls%c.f32\t%y1, %y2, %y0"},
 612   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 613     0x0e100a40, 0x0fb00f50, "vnmla%c.f32\t%y1, %y2, %y0"},
 614   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 615     0x0e100b00, 0x0fb00f50, "vnmls%c.f64\t%z1, %z2, %z0"},
 616   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 617     0x0e100b40, 0x0fb00f50, "vnmla%c.f64\t%z1, %z2, %z0"},
 618   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 619     0x0e200a00, 0x0fb00f50, "vmul%c.f32\t%y1, %y2, %y0"},
 620   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 621     0x0e200a40, 0x0fb00f50, "vnmul%c.f32\t%y1, %y2, %y0"},
 622   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 623     0x0e200b00, 0x0fb00f50, "vmul%c.f64\t%z1, %z2, %z0"},
 624   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 625     0x0e200b40, 0x0fb00f50, "vnmul%c.f64\t%z1, %z2, %z0"},
 626   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 627     0x0e300a00, 0x0fb00f50, "vadd%c.f32\t%y1, %y2, %y0"},
 628   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 629     0x0e300a40, 0x0fb00f50, "vsub%c.f32\t%y1, %y2, %y0"},
 630   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 631     0x0e300b00, 0x0fb00f50, "vadd%c.f64\t%z1, %z2, %z0"},
 632   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 633     0x0e300b40, 0x0fb00f50, "vsub%c.f64\t%z1, %z2, %z0"},
 634   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1xD),
 635     0x0e800a00, 0x0fb00f50, "vdiv%c.f32\t%y1, %y2, %y0"},
 636   {ARM_FEATURE_COPROC (FPU_VFP_EXT_V1),
 637     0x0e800b00, 0x0fb00f50, "vdiv%c.f64\t%z1, %z2, %z0"},
 638
 639   /* Cirrus coprocessor instructions.  */
 640   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 641     0x0d100400, 0x0f500f00, "cfldrs%c\tmvf%12-15d, %A"},
 642   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 643     0x0c100400, 0x0f500f00, "cfldrs%c\tmvf%12-15d, %A"},
 644   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 645     0x0d500400, 0x0f500f00, "cfldrd%c\tmvd%12-15d, %A"},
 646   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 647     0x0c500400, 0x0f500f00, "cfldrd%c\tmvd%12-15d, %A"},
 648   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 649     0x0d100500, 0x0f500f00, "cfldr32%c\tmvfx%12-15d, %A"},
 650   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 651     0x0c100500, 0x0f500f00, "cfldr32%c\tmvfx%12-15d, %A"},
 652   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 653     0x0d500500, 0x0f500f00, "cfldr64%c\tmvdx%12-15d, %A"},
 654   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 655     0x0c500500, 0x0f500f00, "cfldr64%c\tmvdx%12-15d, %A"},
 656   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 657     0x0d000400, 0x0f500f00, "cfstrs%c\tmvf%12-15d, %A"},
 658   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 659     0x0c000400, 0x0f500f00, "cfstrs%c\tmvf%12-15d, %A"},
 660   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 661     0x0d400400, 0x0f500f00, "cfstrd%c\tmvd%12-15d, %A"},
 662   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 663     0x0c400400, 0x0f500f00, "cfstrd%c\tmvd%12-15d, %A"},
 664   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 665     0x0d000500, 0x0f500f00, "cfstr32%c\tmvfx%12-15d, %A"},
 666   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 667     0x0c000500, 0x0f500f00, "cfstr32%c\tmvfx%12-15d, %A"},
 668   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 669     0x0d400500, 0x0f500f00, "cfstr64%c\tmvdx%12-15d, %A"},
 670   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 671     0x0c400500, 0x0f500f00, "cfstr64%c\tmvdx%12-15d, %A"},
 672   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 673     0x0e000450, 0x0ff00ff0, "cfmvsr%c\tmvf%16-19d, %12-15r"},
 674   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 675     0x0e100450, 0x0ff00ff0, "cfmvrs%c\t%12-15r, mvf%16-19d"},
 676   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 677     0x0e000410, 0x0ff00ff0, "cfmvdlr%c\tmvd%16-19d, %12-15r"},
 678   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 679     0x0e100410, 0x0ff00ff0, "cfmvrdl%c\t%12-15r, mvd%16-19d"},
 680   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 681     0x0e000430, 0x0ff00ff0, "cfmvdhr%c\tmvd%16-19d, %12-15r"},
 682   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 683     0x0e100430, 0x0ff00fff, "cfmvrdh%c\t%12-15r, mvd%16-19d"},
 684   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 685     0x0e000510, 0x0ff00fff, "cfmv64lr%c\tmvdx%16-19d, %12-15r"},
 686   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 687     0x0e100510, 0x0ff00fff, "cfmvr64l%c\t%12-15r, mvdx%16-19d"},
 688   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 689     0x0e000530, 0x0ff00fff, "cfmv64hr%c\tmvdx%16-19d, %12-15r"},
 690   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 691     0x0e100530, 0x0ff00fff, "cfmvr64h%c\t%12-15r, mvdx%16-19d"},
 692   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 693     0x0e200440, 0x0ff00fff, "cfmval32%c\tmvax%12-15d, mvfx%16-19d"},
 694   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 695     0x0e100440, 0x0ff00fff, "cfmv32al%c\tmvfx%12-15d, mvax%16-19d"},
 696   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 697     0x0e200460, 0x0ff00fff, "cfmvam32%c\tmvax%12-15d, mvfx%16-19d"},
 698   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 699     0x0e100460, 0x0ff00fff, "cfmv32am%c\tmvfx%12-15d, mvax%16-19d"},
 700   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 701     0x0e200480, 0x0ff00fff, "cfmvah32%c\tmvax%12-15d, mvfx%16-19d"},
 702   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 703     0x0e100480, 0x0ff00fff, "cfmv32ah%c\tmvfx%12-15d, mvax%16-19d"},
 704   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 705     0x0e2004a0, 0x0ff00fff, "cfmva32%c\tmvax%12-15d, mvfx%16-19d"},
 706   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 707     0x0e1004a0, 0x0ff00fff, "cfmv32a%c\tmvfx%12-15d, mvax%16-19d"},
 708   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 709     0x0e2004c0, 0x0ff00fff, "cfmva64%c\tmvax%12-15d, mvdx%16-19d"},
 710   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 711     0x0e1004c0, 0x0ff00fff, "cfmv64a%c\tmvdx%12-15d, mvax%16-19d"},
 712   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 713     0x0e2004e0, 0x0fff0fff, "cfmvsc32%c\tdspsc, mvdx%12-15d"},
 714   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 715     0x0e1004e0, 0x0fff0fff, "cfmv32sc%c\tmvdx%12-15d, dspsc"},
 716   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 717     0x0e000400, 0x0ff00fff, "cfcpys%c\tmvf%12-15d, mvf%16-19d"},
 718   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 719     0x0e000420, 0x0ff00fff, "cfcpyd%c\tmvd%12-15d, mvd%16-19d"},
 720   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 721     0x0e000460, 0x0ff00fff, "cfcvtsd%c\tmvd%12-15d, mvf%16-19d"},
 722   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 723     0x0e000440, 0x0ff00fff, "cfcvtds%c\tmvf%12-15d, mvd%16-19d"},
 724   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 725     0x0e000480, 0x0ff00fff, "cfcvt32s%c\tmvf%12-15d, mvfx%16-19d"},
 726   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 727     0x0e0004a0, 0x0ff00fff, "cfcvt32d%c\tmvd%12-15d, mvfx%16-19d"},
 728   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 729     0x0e0004c0, 0x0ff00fff, "cfcvt64s%c\tmvf%12-15d, mvdx%16-19d"},
 730   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 731     0x0e0004e0, 0x0ff00fff, "cfcvt64d%c\tmvd%12-15d, mvdx%16-19d"},
 732   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 733     0x0e100580, 0x0ff00fff, "cfcvts32%c\tmvfx%12-15d, mvf%16-19d"},
 734   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 735     0x0e1005a0, 0x0ff00fff, "cfcvtd32%c\tmvfx%12-15d, mvd%16-19d"},
 736   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 737     0x0e1005c0, 0x0ff00fff, "cftruncs32%c\tmvfx%12-15d, mvf%16-19d"},
 738   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 739     0x0e1005e0, 0x0ff00fff, "cftruncd32%c\tmvfx%12-15d, mvd%16-19d"},
 740   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 741     0x0e000550, 0x0ff00ff0, "cfrshl32%c\tmvfx%16-19d, mvfx%0-3d, %12-15r"},
 742   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 743     0x0e000570, 0x0ff00ff0, "cfrshl64%c\tmvdx%16-19d, mvdx%0-3d, %12-15r"},
 744   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 745     0x0e000500, 0x0ff00f10, "cfsh32%c\tmvfx%12-15d, mvfx%16-19d, #%I"},
 746   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 747     0x0e200500, 0x0ff00f10, "cfsh64%c\tmvdx%12-15d, mvdx%16-19d, #%I"},
 748   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 749     0x0e100490, 0x0ff00ff0, "cfcmps%c\t%12-15r, mvf%16-19d, mvf%0-3d"},
 750   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 751     0x0e1004b0, 0x0ff00ff0, "cfcmpd%c\t%12-15r, mvd%16-19d, mvd%0-3d"},
 752   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 753     0x0e100590, 0x0ff00ff0, "cfcmp32%c\t%12-15r, mvfx%16-19d, mvfx%0-3d"},
 754   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 755     0x0e1005b0, 0x0ff00ff0, "cfcmp64%c\t%12-15r, mvdx%16-19d, mvdx%0-3d"},
 756   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 757     0x0e300400, 0x0ff00fff, "cfabss%c\tmvf%12-15d, mvf%16-19d"},
 758   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 759     0x0e300420, 0x0ff00fff, "cfabsd%c\tmvd%12-15d, mvd%16-19d"},
 760   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 761     0x0e300440, 0x0ff00fff, "cfnegs%c\tmvf%12-15d, mvf%16-19d"},
 762   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 763     0x0e300460, 0x0ff00fff, "cfnegd%c\tmvd%12-15d, mvd%16-19d"},
 764   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 765     0x0e300480, 0x0ff00ff0, "cfadds%c\tmvf%12-15d, mvf%16-19d, mvf%0-3d"},
 766   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 767     0x0e3004a0, 0x0ff00ff0, "cfaddd%c\tmvd%12-15d, mvd%16-19d, mvd%0-3d"},
 768   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 769     0x0e3004c0, 0x0ff00ff0, "cfsubs%c\tmvf%12-15d, mvf%16-19d, mvf%0-3d"},
 770   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 771     0x0e3004e0, 0x0ff00ff0, "cfsubd%c\tmvd%12-15d, mvd%16-19d, mvd%0-3d"},
 772   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 773     0x0e100400, 0x0ff00ff0, "cfmuls%c\tmvf%12-15d, mvf%16-19d, mvf%0-3d"},
 774   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 775     0x0e100420, 0x0ff00ff0, "cfmuld%c\tmvd%12-15d, mvd%16-19d, mvd%0-3d"},
 776   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 777     0x0e300500, 0x0ff00fff, "cfabs32%c\tmvfx%12-15d, mvfx%16-19d"},
 778   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 779     0x0e300520, 0x0ff00fff, "cfabs64%c\tmvdx%12-15d, mvdx%16-19d"},
 780   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 781     0x0e300540, 0x0ff00fff, "cfneg32%c\tmvfx%12-15d, mvfx%16-19d"},
 782   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 783     0x0e300560, 0x0ff00fff, "cfneg64%c\tmvdx%12-15d, mvdx%16-19d"},
 784   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 785     0x0e300580, 0x0ff00ff0, "cfadd32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"},
 786   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 787     0x0e3005a0, 0x0ff00ff0, "cfadd64%c\tmvdx%12-15d, mvdx%16-19d, mvdx%0-3d"},
 788   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 789     0x0e3005c0, 0x0ff00ff0, "cfsub32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"},
 790   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 791     0x0e3005e0, 0x0ff00ff0, "cfsub64%c\tmvdx%12-15d, mvdx%16-19d, mvdx%0-3d"},
 792   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 793     0x0e100500, 0x0ff00ff0, "cfmul32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"},
 794   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 795     0x0e100520, 0x0ff00ff0, "cfmul64%c\tmvdx%12-15d, mvdx%16-19d, mvdx%0-3d"},
 796   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 797     0x0e100540, 0x0ff00ff0, "cfmac32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"},
 798   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 799     0x0e100560, 0x0ff00ff0, "cfmsc32%c\tmvfx%12-15d, mvfx%16-19d, mvfx%0-3d"},
 800   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 801     0x0e000600, 0x0ff00f10,
 802     "cfmadd32%c\tmvax%5-7d, mvfx%12-15d, mvfx%16-19d, mvfx%0-3d"},
 803   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 804     0x0e100600, 0x0ff00f10,
 805     "cfmsub32%c\tmvax%5-7d, mvfx%12-15d, mvfx%16-19d, mvfx%0-3d"},
 806   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 807     0x0e200600, 0x0ff00f10,
 808     "cfmadda32%c\tmvax%5-7d, mvax%12-15d, mvfx%16-19d, mvfx%0-3d"},
 809   {ARM_FEATURE_COPROC (ARM_CEXT_MAVERICK),
 810     0x0e300600, 0x0ff00f10,
 811     "cfmsuba32%c\tmvax%5-7d, mvax%12-15d, mvfx%16-19d, mvfx%0-3d"},
 812
 813   /* VFP Fused multiply add instructions.  */
 814   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 815     0x0ea00a00, 0x0fb00f50, "vfma%c.f32\t%y1, %y2, %y0"},
 816   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 817     0x0ea00b00, 0x0fb00f50, "vfma%c.f64\t%z1, %z2, %z0"},
 818   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 819     0x0ea00a40, 0x0fb00f50, "vfms%c.f32\t%y1, %y2, %y0"},
 820   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 821     0x0ea00b40, 0x0fb00f50, "vfms%c.f64\t%z1, %z2, %z0"},
 822   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 823     0x0e900a40, 0x0fb00f50, "vfnma%c.f32\t%y1, %y2, %y0"},
 824   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 825     0x0e900b40, 0x0fb00f50, "vfnma%c.f64\t%z1, %z2, %z0"},
 826   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 827     0x0e900a00, 0x0fb00f50, "vfnms%c.f32\t%y1, %y2, %y0"},
 828   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FMA),
 829     0x0e900b00, 0x0fb00f50, "vfnms%c.f64\t%z1, %z2, %z0"},
 830
 831   /* FP v5.  */
 832   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 833     0xfe000a00, 0xff800f50, "vsel%20-21c%u.f32\t%y1, %y2, %y0"},
 834   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 835     0xfe000b00, 0xff800f50, "vsel%20-21c%u.f64\t%z1, %z2, %z0"},
 836   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 837     0xfe800a00, 0xffb00f50, "vmaxnm%u.f32\t%y1, %y2, %y0"},
 838   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 839     0xfe800b00, 0xffb00f50, "vmaxnm%u.f64\t%z1, %z2, %z0"},
 840   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 841     0xfe800a40, 0xffb00f50, "vminnm%u.f32\t%y1, %y2, %y0"},
 842   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 843     0xfe800b40, 0xffb00f50, "vminnm%u.f64\t%z1, %z2, %z0"},
 844   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 845     0xfebc0a40, 0xffbc0f50, "vcvt%16-17?mpna%u.%7?su32.f32\t%y1, %y0"},
 846   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 847     0xfebc0b40, 0xffbc0f50, "vcvt%16-17?mpna%u.%7?su32.f64\t%y1, %z0"},
 848   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 849     0x0eb60a40, 0x0fbe0f50, "vrint%7,16??xzr%c.f32\t%y1, %y0"},
 850   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 851     0x0eb60b40, 0x0fbe0f50, "vrint%7,16??xzr%c.f64\t%z1, %z0"},
 852   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 853     0xfeb80a40, 0xffbc0fd0, "vrint%16-17?mpna%u.f32\t%y1, %y0"},
 854   {ARM_FEATURE_COPROC (FPU_VFP_EXT_ARMV8),
 855     0xfeb80b40, 0xffbc0fd0, "vrint%16-17?mpna%u.f64\t%z1, %z0"},
 856
 857   /* Generic coprocessor instructions.  */
 858   {ARM_FEATURE_CORE_LOW (0), SENTINEL_GENERIC_START, 0, "" },
 859   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5E),
 860     0x0c400000, 0x0ff00000, "mcrr%c\t%8-11d, %4-7d, %12-15R, %16-19r, cr%0-3d"},
 861   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5E),
 862     0x0c500000, 0x0ff00000,
 863     "mrrc%c\t%8-11d, %4-7d, %12-15Ru, %16-19Ru, cr%0-3d"},
 864   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
 865     0x0e000000, 0x0f000010,
 866     "cdp%c\t%8-11d, %20-23d, cr%12-15d, cr%16-19d, cr%0-3d, {%5-7d}"},
 867   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
 868     0x0e10f010, 0x0f10f010,
 869     "mrc%c\t%8-11d, %21-23d, APSR_nzcv, cr%16-19d, cr%0-3d, {%5-7d}"},
 870   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
 871     0x0e100010, 0x0f100010,
 872     "mrc%c\t%8-11d, %21-23d, %12-15r, cr%16-19d, cr%0-3d, {%5-7d}"},
 873   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
 874     0x0e000010, 0x0f100010,
 875     "mcr%c\t%8-11d, %21-23d, %12-15R, cr%16-19d, cr%0-3d, {%5-7d}"},
 876   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
 877     0x0c000000, 0x0e100000, "stc%22'l%c\t%8-11d, cr%12-15d, %A"},
 878   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
 879     0x0c100000, 0x0e100000, "ldc%22'l%c\t%8-11d, cr%12-15d, %A"},
 880
 881   /* V6 coprocessor instructions.  */
 882   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
 883     0xfc500000, 0xfff00000,
 884     "mrrc2%c\t%8-11d, %4-7d, %12-15Ru, %16-19Ru, cr%0-3d"},
 885   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
 886     0xfc400000, 0xfff00000,
 887     "mcrr2%c\t%8-11d, %4-7d, %12-15R, %16-19R, cr%0-3d"},
 888
 889   /* ARMv8.3 AdvSIMD instructions in the space of coprocessor 8.  */
 890   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 891     0xfc800800, 0xfeb00f10, "vcadd%c.f16\t%12-15,22V, %16-19,7V, %0-3,5V, #%24?29%24'70"},
 892   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 893     0xfc900800, 0xfeb00f10, "vcadd%c.f32\t%12-15,22V, %16-19,7V, %0-3,5V, #%24?29%24'70"},
 894   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 895     0xfc200800, 0xff300f10, "vcmla%c.f16\t%12-15,22V, %16-19,7V, %0-3,5V, #%23'90"},
 896   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 897     0xfd200800, 0xff300f10, "vcmla%c.f16\t%12-15,22V, %16-19,7V, %0-3,5V, #%23?21%23?780"},
 898   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 899     0xfc300800, 0xff300f10, "vcmla%c.f32\t%12-15,22V, %16-19,7V, %0-3,5V, #%23'90"},
 900   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 901     0xfd300800, 0xff300f10, "vcmla%c.f32\t%12-15,22V, %16-19,7V, %0-3,5V, #%23?21%23?780"},
 902   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 903     0xfe000800, 0xffa00f10, "vcmla%c.f16\t%12-15,22V, %16-19,7V, %0-3D[%5?10], #%20'90"},
 904   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 905     0xfe200800, 0xffa00f10, "vcmla%c.f16\t%12-15,22V, %16-19,7V, %0-3D[%5?10], #%20?21%20?780"},
 906   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 907     0xfe800800, 0xffa00f10, "vcmla%c.f32\t%12-15,22V, %16-19,7V, %0-3,5D[0], #%20'90"},
 908   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
 909     0xfea00800, 0xffa00f10, "vcmla%c.f32\t%12-15,22V, %16-19,7V, %0-3,5D[0], #%20?21%20?780"},
 910
 911   /* Dot Product instructions in the space of coprocessor 13.  */
 912   {ARM_FEATURE_COPROC (FPU_NEON_EXT_DOTPROD),
 913     0xfc200d00, 0xffb00f00, "v%4?usdot.%4?us8\t%12-15,22V, %16-19,7V, %0-3,5V"},
 914   {ARM_FEATURE_COPROC (FPU_NEON_EXT_DOTPROD),
 915     0xfe000d00, 0xff000f00, "v%4?usdot.%4?us8\t%12-15,22V, %16-19,7V, %0-3D[%5?10]"},
 916
 917   /* ARMv8.2 FMAC Long instructions in the space of coprocessor 8.  */
 918   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 919     0xfc200810, 0xffb00f50, "vfmal.f16\t%12-15,22D, s%7,16-19d, s%5,0-3d"},
 920   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 921     0xfca00810, 0xffb00f50, "vfmsl.f16\t%12-15,22D, s%7,16-19d, s%5,0-3d"},
 922   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 923     0xfc200850, 0xffb00f50, "vfmal.f16\t%12-15,22Q, d%16-19,7d, d%0-3,5d"},
 924   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 925     0xfca00850, 0xffb00f50, "vfmsl.f16\t%12-15,22Q, d%16-19,7d, d%0-3,5d"},
 926   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 927     0xfe000810, 0xffb00f50, "vfmal.f16\t%12-15,22D, s%7,16-19d, s%5,0-2d[%3d]"},
 928   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 929     0xfe100810, 0xffb00f50, "vfmsl.f16\t%12-15,22D, s%7,16-19d, s%5,0-2d[%3d]"},
 930   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 931     0xfe000850, 0xffb00f50, "vfmal.f16\t%12-15,22Q, d%16-19,7d, d%0-2d[%3,5d]"},
 932   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST | ARM_EXT2_V8_2A),
 933     0xfe100850, 0xffb00f50, "vfmsl.f16\t%12-15,22Q, d%16-19,7d, d%0-2d[%3,5d]"},
 934
 935   /* V5 coprocessor instructions.  */
 936   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
 937     0xfc100000, 0xfe100000, "ldc2%22'l%c\t%8-11d, cr%12-15d, %A"},
 938   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
 939     0xfc000000, 0xfe100000, "stc2%22'l%c\t%8-11d, cr%12-15d, %A"},
 940   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
 941     0xfe000000, 0xff000010,
 942     "cdp2%c\t%8-11d, %20-23d, cr%12-15d, cr%16-19d, cr%0-3d, {%5-7d}"},
 943   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
 944     0xfe000010, 0xff100010,
 945     "mcr2%c\t%8-11d, %21-23d, %12-15R, cr%16-19d, cr%0-3d, {%5-7d}"},
 946   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
 947     0xfe100010, 0xff100010,
 948     "mrc2%c\t%8-11d, %21-23d, %12-15r, cr%16-19d, cr%0-3d, {%5-7d}"},
 949
 950   /* ARMv8.2 half-precision Floating point coprocessor 9 (VFP) instructions.
 951      cp_num: bit <11:8> == 0b1001.
 952      cond: bit <31:28> == 0b1110, otherwise, it's UNPREDICTABLE.  */
 953   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 954     0x0eb009c0, 0x0fbf0fd0, "vabs%c.f16\t%y1, %y0"},
 955   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 956     0x0e300900, 0x0fb00f50, "vadd%c.f16\t%y1, %y2, %y0"},
 957   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 958     0x0eb40940, 0x0fbf0f50, "vcmp%7'e%c.f16\t%y1, %y0"},
 959   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 960     0x0eb50940, 0x0fbf0f70, "vcmp%7'e%c.f16\t%y1, #0.0"},
 961   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 962     0x0eba09c0, 0x0fbe0fd0, "vcvt%c.f16.%16?us%7?31%7?26\t%y1, %y1, #%5,0-3k"},
 963   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 964     0x0ebe09c0, 0x0fbe0fd0, "vcvt%c.%16?us%7?31%7?26.f16\t%y1, %y1, #%5,0-3k"},
 965   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 966     0x0ebc0940, 0x0fbe0f50, "vcvt%7`r%c.%16?su32.f16\t%y1, %y0"},
 967   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 968     0x0eb80940, 0x0fbf0f50, "vcvt%c.f16.%7?su32\t%y1, %y0"},
 969   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 970     0xfebc0940, 0xffbc0f50, "vcvt%16-17?mpna%u.%7?su32.f16\t%y1, %y0"},
 971   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 972     0x0e800900, 0x0fb00f50, "vdiv%c.f16\t%y1, %y2, %y0"},
 973   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 974     0x0ea00900, 0x0fb00f50, "vfma%c.f16\t%y1, %y2, %y0"},
 975   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 976     0x0ea00940, 0x0fb00f50, "vfms%c.f16\t%y1, %y2, %y0"},
 977   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 978     0x0e900940, 0x0fb00f50, "vfnma%c.f16\t%y1, %y2, %y0"},
 979   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 980     0x0e900900, 0x0fb00f50, "vfnms%c.f16\t%y1, %y2, %y0"},
 981   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 982     0xfeb00ac0, 0xffbf0fd0, "vins.f16\t%y1, %y0"},
 983   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 984     0xfeb00a40, 0xffbf0fd0, "vmovx%c.f16\t%y1, %y0"},
 985   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 986     0x0d100900, 0x0f300f00, "vldr%c.16\t%y1, %A"},
 987   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 988     0x0d000900, 0x0f300f00, "vstr%c.16\t%y1, %A"},
 989   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 990     0xfe800900, 0xffb00f50, "vmaxnm%c.f16\t%y1, %y2, %y0"},
 991   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 992     0xfe800940, 0xffb00f50, "vminnm%c.f16\t%y1, %y2, %y0"},
 993   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 994     0x0e000900, 0x0fb00f50, "vmla%c.f16\t%y1, %y2, %y0"},
 995   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 996     0x0e000940, 0x0fb00f50, "vmls%c.f16\t%y1, %y2, %y0"},
 997   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
 998     0x0e100910, 0x0ff00f7f, "vmov%c.f16\t%12-15r, %y2"},
 999   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1000     0x0e000910, 0x0ff00f7f, "vmov%c.f16\t%y2, %12-15r"},
1001   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1002     0xeb00900, 0x0fb00ff0, "vmov%c.f16\t%y1, #%0-3,16-19E"},
1003   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1004     0x0e200900, 0x0fb00f50, "vmul%c.f16\t%y1, %y2, %y0"},
1005   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1006     0x0eb10940, 0x0fbf0fd0, "vneg%c.f16\t%y1, %y0"},
1007   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1008     0x0e100940, 0x0fb00f50, "vnmla%c.f16\t%y1, %y2, %y0"},
1009   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1010     0x0e100900, 0x0fb00f50, "vnmls%c.f16\t%y1, %y2, %y0"},
1011   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1012     0x0e200940, 0x0fb00f50, "vnmul%c.f16\t%y1, %y2, %y0"},
1013   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1014     0x0eb60940, 0x0fbe0f50, "vrint%7,16??xzr%c.f16\t%y1, %y0"},
1015   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1016     0xfeb80940, 0xffbc0fd0, "vrint%16-17?mpna%u.f16\t%y1, %y0"},
1017   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1018     0xfe000900, 0xff800f50, "vsel%20-21c%u.f16\t%y1, %y2, %y0"},
1019   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1020     0x0eb109c0, 0x0fbf0fd0, "vsqrt%c.f16\t%y1, %y0"},
1021   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1022     0x0e300940, 0x0fb00f50, "vsub%c.f16\t%y1, %y2, %y0"},
1023
1024   /* ARMv8.3 javascript conversion instruction.  */
1025   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_3A),
1026     0x0eb90bc0, 0x0fbf0fd0, "vjcvt%c.s32.f64\t%y1, %z0"},
1027
1028   {ARM_FEATURE_CORE_LOW (0), 0, 0, 0}
1029 };
1030
1031 /* Neon opcode table:  This does not encode the top byte -- that is
1032    checked by the print_insn_neon routine, as it depends on whether we are
1033    doing thumb32 or arm32 disassembly.  */
1034
1035 /* print_insn_neon recognizes the following format control codes:
1036
1037    %%                   %
1038
1039    %c                   print condition code
1040    %u                   print condition code (unconditional in ARM mode,
1041                           UNPREDICTABLE if not AL in Thumb)
1042    %A                   print v{st,ld}[1234] operands
1043    %B                   print v{st,ld}[1234] any one operands
1044    %C                   print v{st,ld}[1234] single->all operands
1045    %D                   print scalar
1046    %E                   print vmov, vmvn, vorr, vbic encoded constant
1047    %F                   print vtbl,vtbx register list
1048
1049    %<bitfield>r         print as an ARM register
1050    %<bitfield>d         print the bitfield in decimal
1051    %<bitfield>e         print the 2^N - bitfield in decimal
1052    %<bitfield>D         print as a NEON D register
1053    %<bitfield>Q         print as a NEON Q register
1054    %<bitfield>R         print as a NEON D or Q register
1055    %<bitfield>Sn        print byte scaled width limited by n
1056    %<bitfield>Tn        print short scaled width limited by n
1057    %<bitfield>Un        print long scaled width limited by n
1058
1059    %<bitfield>'c        print specified char iff bitfield is all ones
1060    %<bitfield>`c        print specified char iff bitfield is all zeroes
1061    %<bitfield>?ab...    select from array of values in big endian order.  */
1062
1063 static const struct opcode32 neon_opcodes[] =
1064 {
1065   /* Extract.  */
1066   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1067     0xf2b00840, 0xffb00850,
1068     "vext%c.8\t%12-15,22R, %16-19,7R, %0-3,5R, #%8-11d"},
1069   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1070     0xf2b00000, 0xffb00810,
1071     "vext%c.8\t%12-15,22R, %16-19,7R, %0-3,5R, #%8-11d"},
1072
1073   /* Move data element to all lanes.  */
1074   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1075     0xf3b40c00, 0xffb70f90, "vdup%c.32\t%12-15,22R, %0-3,5D[%19d]"},
1076   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1077     0xf3b20c00, 0xffb30f90, "vdup%c.16\t%12-15,22R, %0-3,5D[%18-19d]"},
1078   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1079     0xf3b10c00, 0xffb10f90, "vdup%c.8\t%12-15,22R, %0-3,5D[%17-19d]"},
1080
1081   /* Table lookup.  */
1082   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1083     0xf3b00800, 0xffb00c50, "vtbl%c.8\t%12-15,22D, %F, %0-3,5D"},
1084   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1085     0xf3b00840, 0xffb00c50, "vtbx%c.8\t%12-15,22D, %F, %0-3,5D"},
1086
1087   /* Half-precision conversions.  */
1088   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FP16),
1089     0xf3b60600, 0xffbf0fd0, "vcvt%c.f16.f32\t%12-15,22D, %0-3,5Q"},
1090   {ARM_FEATURE_COPROC (FPU_VFP_EXT_FP16),
1091     0xf3b60700, 0xffbf0fd0, "vcvt%c.f32.f16\t%12-15,22Q, %0-3,5D"},
1092
1093   /* NEON fused multiply add instructions.  */
1094   {ARM_FEATURE_COPROC (FPU_NEON_EXT_FMA),
1095     0xf2000c10, 0xffb00f10, "vfma%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1096   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1097     0xf2100c10, 0xffb00f10, "vfma%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1098   {ARM_FEATURE_COPROC (FPU_NEON_EXT_FMA),
1099     0xf2200c10, 0xffb00f10, "vfms%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1100   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1101     0xf2300c10, 0xffb00f10, "vfms%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1102
1103   /* Two registers, miscellaneous.  */
1104   {ARM_FEATURE_COPROC (FPU_NEON_EXT_ARMV8),
1105     0xf3ba0400, 0xffbf0c10, "vrint%7-9?p?m?zaxn%u.f32\t%12-15,22R, %0-3,5R"},
1106   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1107     0xf3b60400, 0xffbf0c10, "vrint%7-9?p?m?zaxn%u.f16\t%12-15,22R, %0-3,5R"},
1108   {ARM_FEATURE_COPROC (FPU_NEON_EXT_ARMV8),
1109     0xf3bb0000, 0xffbf0c10, "vcvt%8-9?mpna%u.%7?us32.f32\t%12-15,22R, %0-3,5R"},
1110   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1111     0xf3b70000, 0xffbf0c10, "vcvt%8-9?mpna%u.%7?us16.f16\t%12-15,22R, %0-3,5R"},
1112   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1113     0xf3b00300, 0xffbf0fd0, "aese%u.8\t%12-15,22Q, %0-3,5Q"},
1114   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1115     0xf3b00340, 0xffbf0fd0, "aesd%u.8\t%12-15,22Q, %0-3,5Q"},
1116   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1117     0xf3b00380, 0xffbf0fd0, "aesmc%u.8\t%12-15,22Q, %0-3,5Q"},
1118   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1119     0xf3b003c0, 0xffbf0fd0, "aesimc%u.8\t%12-15,22Q, %0-3,5Q"},
1120   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1121     0xf3b902c0, 0xffbf0fd0, "sha1h%u.32\t%12-15,22Q, %0-3,5Q"},
1122   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1123     0xf3ba0380, 0xffbf0fd0, "sha1su1%u.32\t%12-15,22Q, %0-3,5Q"},
1124   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1125     0xf3ba03c0, 0xffbf0fd0, "sha256su0%u.32\t%12-15,22Q, %0-3,5Q"},
1126   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1127     0xf2880a10, 0xfebf0fd0, "vmovl%c.%24?us8\t%12-15,22Q, %0-3,5D"},
1128   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1129     0xf2900a10, 0xfebf0fd0, "vmovl%c.%24?us16\t%12-15,22Q, %0-3,5D"},
1130   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1131     0xf2a00a10, 0xfebf0fd0, "vmovl%c.%24?us32\t%12-15,22Q, %0-3,5D"},
1132   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1133     0xf3b00500, 0xffbf0f90, "vcnt%c.8\t%12-15,22R, %0-3,5R"},
1134   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1135     0xf3b00580, 0xffbf0f90, "vmvn%c\t%12-15,22R, %0-3,5R"},
1136   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1137     0xf3b20000, 0xffbf0f90, "vswp%c\t%12-15,22R, %0-3,5R"},
1138   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1139     0xf3b20200, 0xffb30fd0, "vmovn%c.i%18-19T2\t%12-15,22D, %0-3,5Q"},
1140   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1141     0xf3b20240, 0xffb30fd0, "vqmovun%c.s%18-19T2\t%12-15,22D, %0-3,5Q"},
1142   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1143     0xf3b20280, 0xffb30fd0, "vqmovn%c.s%18-19T2\t%12-15,22D, %0-3,5Q"},
1144   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1145     0xf3b202c0, 0xffb30fd0, "vqmovn%c.u%18-19T2\t%12-15,22D, %0-3,5Q"},
1146   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1147     0xf3b20300, 0xffb30fd0,
1148     "vshll%c.i%18-19S2\t%12-15,22Q, %0-3,5D, #%18-19S2"},
1149   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1150     0xf3bb0400, 0xffbf0e90, "vrecpe%c.%8?fu%18-19S2\t%12-15,22R, %0-3,5R"},
1151   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1152     0xf3b70400, 0xffbf0e90, "vrecpe%c.%8?fu16\t%12-15,22R, %0-3,5R"},
1153   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1154     0xf3bb0480, 0xffbf0e90, "vrsqrte%c.%8?fu%18-19S2\t%12-15,22R, %0-3,5R"},
1155   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1156     0xf3b70480, 0xffbf0e90, "vrsqrte%c.%8?fu16\t%12-15,22R, %0-3,5R"},
1157   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1158     0xf3b00000, 0xffb30f90, "vrev64%c.%18-19S2\t%12-15,22R, %0-3,5R"},
1159   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1160     0xf3b00080, 0xffb30f90, "vrev32%c.%18-19S2\t%12-15,22R, %0-3,5R"},
1161   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1162     0xf3b00100, 0xffb30f90, "vrev16%c.%18-19S2\t%12-15,22R, %0-3,5R"},
1163   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1164     0xf3b00400, 0xffb30f90, "vcls%c.s%18-19S2\t%12-15,22R, %0-3,5R"},
1165   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1166     0xf3b00480, 0xffb30f90, "vclz%c.i%18-19S2\t%12-15,22R, %0-3,5R"},
1167   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1168     0xf3b00700, 0xffb30f90, "vqabs%c.s%18-19S2\t%12-15,22R, %0-3,5R"},
1169   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1170     0xf3b00780, 0xffb30f90, "vqneg%c.s%18-19S2\t%12-15,22R, %0-3,5R"},
1171   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1172     0xf3b20080, 0xffb30f90, "vtrn%c.%18-19S2\t%12-15,22R, %0-3,5R"},
1173   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1174     0xf3b20100, 0xffb30f90, "vuzp%c.%18-19S2\t%12-15,22R, %0-3,5R"},
1175   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1176     0xf3b20180, 0xffb30f90, "vzip%c.%18-19S2\t%12-15,22R, %0-3,5R"},
1177   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1178     0xf3b10000, 0xffb30b90, "vcgt%c.%10?fs%18-19S2\t%12-15,22R, %0-3,5R, #0"},
1179   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1180     0xf3b10080, 0xffb30b90, "vcge%c.%10?fs%18-19S2\t%12-15,22R, %0-3,5R, #0"},
1181   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1182     0xf3b10100, 0xffb30b90, "vceq%c.%10?fi%18-19S2\t%12-15,22R, %0-3,5R, #0"},
1183   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1184     0xf3b10180, 0xffb30b90, "vcle%c.%10?fs%18-19S2\t%12-15,22R, %0-3,5R, #0"},
1185   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1186     0xf3b10200, 0xffb30b90, "vclt%c.%10?fs%18-19S2\t%12-15,22R, %0-3,5R, #0"},
1187   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1188     0xf3b10300, 0xffb30b90, "vabs%c.%10?fs%18-19S2\t%12-15,22R, %0-3,5R"},
1189   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1190     0xf3b10380, 0xffb30b90, "vneg%c.%10?fs%18-19S2\t%12-15,22R, %0-3,5R"},
1191   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1192     0xf3b00200, 0xffb30f10, "vpaddl%c.%7?us%18-19S2\t%12-15,22R, %0-3,5R"},
1193   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1194     0xf3b00600, 0xffb30f10, "vpadal%c.%7?us%18-19S2\t%12-15,22R, %0-3,5R"},
1195   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1196     0xf3bb0600, 0xffbf0e10,
1197     "vcvt%c.%7-8?usff%18-19Sa.%7-8?ffus%18-19Sa\t%12-15,22R, %0-3,5R"},
1198   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1199     0xf3b70600, 0xffbf0e10,
1200     "vcvt%c.%7-8?usff16.%7-8?ffus16\t%12-15,22R, %0-3,5R"},
1201
1202   /* Three registers of the same length.  */
1203   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1204     0xf2000c40, 0xffb00f50, "sha1c%u.32\t%12-15,22Q, %16-19,7Q, %0-3,5Q"},
1205   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1206     0xf2100c40, 0xffb00f50, "sha1p%u.32\t%12-15,22Q, %16-19,7Q, %0-3,5Q"},
1207   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1208     0xf2200c40, 0xffb00f50, "sha1m%u.32\t%12-15,22Q, %16-19,7Q, %0-3,5Q"},
1209   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1210     0xf2300c40, 0xffb00f50, "sha1su0%u.32\t%12-15,22Q, %16-19,7Q, %0-3,5Q"},
1211   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1212     0xf3000c40, 0xffb00f50, "sha256h%u.32\t%12-15,22Q, %16-19,7Q, %0-3,5Q"},
1213   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1214     0xf3100c40, 0xffb00f50, "sha256h2%u.32\t%12-15,22Q, %16-19,7Q, %0-3,5Q"},
1215   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1216     0xf3200c40, 0xffb00f50, "sha256su1%u.32\t%12-15,22Q, %16-19,7Q, %0-3,5Q"},
1217   {ARM_FEATURE_COPROC (FPU_NEON_EXT_ARMV8),
1218     0xf3000f10, 0xffb00f10, "vmaxnm%u.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1219   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1220     0xf3100f10, 0xffb00f10, "vmaxnm%u.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1221   {ARM_FEATURE_COPROC (FPU_NEON_EXT_ARMV8),
1222     0xf3200f10, 0xffb00f10, "vminnm%u.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1223   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1224     0xf3300f10, 0xffb00f10, "vminnm%u.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1225   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1226     0xf2000110, 0xffb00f10, "vand%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1227   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1228     0xf2100110, 0xffb00f10, "vbic%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1229   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1230     0xf2200110, 0xffb00f10, "vorr%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1231   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1232     0xf2300110, 0xffb00f10, "vorn%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1233   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1234     0xf3000110, 0xffb00f10, "veor%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1235   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1236     0xf3100110, 0xffb00f10, "vbsl%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1237   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1238     0xf3200110, 0xffb00f10, "vbit%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1239   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1240     0xf3300110, 0xffb00f10, "vbif%c\t%12-15,22R, %16-19,7R, %0-3,5R"},
1241   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1242     0xf2000d00, 0xffb00f10, "vadd%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1243   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1244     0xf2100d00, 0xffb00f10, "vadd%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1245   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1246     0xf2000d10, 0xffb00f10, "vmla%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1247   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1248     0xf2100d10, 0xffb00f10, "vmla%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1249   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1250     0xf2000e00, 0xffb00f10, "vceq%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1251   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1252     0xf2100e00, 0xffb00f10, "vceq%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1253   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1254     0xf2000f00, 0xffb00f10, "vmax%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1255   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1256     0xf2100f00, 0xffb00f10, "vmax%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1257   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1258     0xf2000f10, 0xffb00f10, "vrecps%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1259   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1260     0xf2100f10, 0xffb00f10, "vrecps%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1261   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1262     0xf2200d00, 0xffb00f10, "vsub%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1263   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1264     0xf2300d00, 0xffb00f10, "vsub%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1265   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1266     0xf2200d10, 0xffb00f10, "vmls%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1267   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1268     0xf2300d10, 0xffb00f10, "vmls%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1269   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1270     0xf2200f00, 0xffb00f10, "vmin%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1271   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1272     0xf2300f00, 0xffb00f10, "vmin%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1273   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1274     0xf2200f10, 0xffb00f10, "vrsqrts%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1275   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1276     0xf2300f10, 0xffb00f10, "vrsqrts%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1277   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1278     0xf3000d00, 0xffb00f10, "vpadd%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1279   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1280     0xf3100d00, 0xffb00f10, "vpadd%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1281   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1282     0xf3000d10, 0xffb00f10, "vmul%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1283   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1284     0xf3100d10, 0xffb00f10, "vmul%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1285   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1286     0xf3000e00, 0xffb00f10, "vcge%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1287   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1288     0xf3100e00, 0xffb00f10, "vcge%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1289   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1290     0xf3000e10, 0xffb00f10, "vacge%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1291   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1292     0xf3100e10, 0xffb00f10, "vacge%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1293   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1294     0xf3000f00, 0xffb00f10, "vpmax%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1295   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1296     0xf3100f00, 0xffb00f10, "vpmax%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1297   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1298     0xf3200d00, 0xffb00f10, "vabd%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1299   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1300     0xf3300d00, 0xffb00f10, "vabd%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1301   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1302     0xf3200e00, 0xffb00f10, "vcgt%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1303   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1304     0xf3300e00, 0xffb00f10, "vcgt%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1305   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1306     0xf3200e10, 0xffb00f10, "vacgt%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1307   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1308     0xf3300e10, 0xffb00f10, "vacgt%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1309   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1310     0xf3200f00, 0xffb00f10, "vpmin%c.f32\t%12-15,22R, %16-19,7R, %0-3,5R"},
1311   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1312     0xf3300f00, 0xffb00f10, "vpmin%c.f16\t%12-15,22R, %16-19,7R, %0-3,5R"},
1313   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1314     0xf2000800, 0xff800f10, "vadd%c.i%20-21S3\t%12-15,22R, %16-19,7R, %0-3,5R"},
1315   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1316     0xf2000810, 0xff800f10, "vtst%c.%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1317   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1318     0xf2000900, 0xff800f10, "vmla%c.i%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1319   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1320     0xf2000b00, 0xff800f10,
1321     "vqdmulh%c.s%20-21S6\t%12-15,22R, %16-19,7R, %0-3,5R"},
1322   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1323     0xf2000b10, 0xff800f10,
1324     "vpadd%c.i%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1325   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1326     0xf3000800, 0xff800f10, "vsub%c.i%20-21S3\t%12-15,22R, %16-19,7R, %0-3,5R"},
1327   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1328     0xf3000810, 0xff800f10, "vceq%c.i%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1329   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1330     0xf3000900, 0xff800f10, "vmls%c.i%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1331   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1332     0xf3000b00, 0xff800f10,
1333     "vqrdmulh%c.s%20-21S6\t%12-15,22R, %16-19,7R, %0-3,5R"},
1334   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1335     0xf2000000, 0xfe800f10,
1336     "vhadd%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1337   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1338     0xf2000010, 0xfe800f10,
1339     "vqadd%c.%24?us%20-21S3\t%12-15,22R, %16-19,7R, %0-3,5R"},
1340   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1341     0xf2000100, 0xfe800f10,
1342     "vrhadd%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1343   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1344     0xf2000200, 0xfe800f10,
1345     "vhsub%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1346   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1347     0xf2000210, 0xfe800f10,
1348     "vqsub%c.%24?us%20-21S3\t%12-15,22R, %16-19,7R, %0-3,5R"},
1349   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1350     0xf2000300, 0xfe800f10,
1351     "vcgt%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1352   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1353     0xf2000310, 0xfe800f10,
1354     "vcge%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1355   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1356     0xf2000400, 0xfe800f10,
1357     "vshl%c.%24?us%20-21S3\t%12-15,22R, %0-3,5R, %16-19,7R"},
1358   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1359     0xf2000410, 0xfe800f10,
1360     "vqshl%c.%24?us%20-21S3\t%12-15,22R, %0-3,5R, %16-19,7R"},
1361   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1362     0xf2000500, 0xfe800f10,
1363     "vrshl%c.%24?us%20-21S3\t%12-15,22R, %0-3,5R, %16-19,7R"},
1364   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1365     0xf2000510, 0xfe800f10,
1366     "vqrshl%c.%24?us%20-21S3\t%12-15,22R, %0-3,5R, %16-19,7R"},
1367   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1368     0xf2000600, 0xfe800f10,
1369     "vmax%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1370   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1371     0xf2000610, 0xfe800f10,
1372     "vmin%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1373   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1374     0xf2000700, 0xfe800f10,
1375     "vabd%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1376   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1377     0xf2000710, 0xfe800f10,
1378     "vaba%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1379   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1380     0xf2000910, 0xfe800f10,
1381     "vmul%c.%24?pi%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1382   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1383     0xf2000a00, 0xfe800f10,
1384     "vpmax%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1385   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1386     0xf2000a10, 0xfe800f10,
1387     "vpmin%c.%24?us%20-21S2\t%12-15,22R, %16-19,7R, %0-3,5R"},
1388   {ARM_FEATURE_COPROC (FPU_NEON_EXT_RDMA),
1389     0xf3000b10, 0xff800f10,
1390     "vqrdmlah%c.s%20-21S6\t%12-15,22R, %16-19,7R, %0-3,5R"},
1391   {ARM_FEATURE_COPROC (FPU_NEON_EXT_RDMA),
1392     0xf3000c10, 0xff800f10,
1393     "vqrdmlsh%c.s%20-21S6\t%12-15,22R, %16-19,7R, %0-3,5R"},
1394
1395   /* One register and an immediate value.  */
1396   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1397     0xf2800e10, 0xfeb80fb0, "vmov%c.i8\t%12-15,22R, %E"},
1398   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1399     0xf2800e30, 0xfeb80fb0, "vmov%c.i64\t%12-15,22R, %E"},
1400   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1401     0xf2800f10, 0xfeb80fb0, "vmov%c.f32\t%12-15,22R, %E"},
1402   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1403     0xf2800810, 0xfeb80db0, "vmov%c.i16\t%12-15,22R, %E"},
1404   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1405     0xf2800830, 0xfeb80db0, "vmvn%c.i16\t%12-15,22R, %E"},
1406   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1407     0xf2800910, 0xfeb80db0, "vorr%c.i16\t%12-15,22R, %E"},
1408   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1409     0xf2800930, 0xfeb80db0, "vbic%c.i16\t%12-15,22R, %E"},
1410   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1411     0xf2800c10, 0xfeb80eb0, "vmov%c.i32\t%12-15,22R, %E"},
1412   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1413     0xf2800c30, 0xfeb80eb0, "vmvn%c.i32\t%12-15,22R, %E"},
1414   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1415     0xf2800110, 0xfeb809b0, "vorr%c.i32\t%12-15,22R, %E"},
1416   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1417     0xf2800130, 0xfeb809b0, "vbic%c.i32\t%12-15,22R, %E"},
1418   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1419     0xf2800010, 0xfeb808b0, "vmov%c.i32\t%12-15,22R, %E"},
1420   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1421     0xf2800030, 0xfeb808b0, "vmvn%c.i32\t%12-15,22R, %E"},
1422
1423   /* Two registers and a shift amount.  */
1424   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1425     0xf2880810, 0xffb80fd0, "vshrn%c.i16\t%12-15,22D, %0-3,5Q, #%16-18e"},
1426   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1427     0xf2880850, 0xffb80fd0, "vrshrn%c.i16\t%12-15,22D, %0-3,5Q, #%16-18e"},
1428   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1429     0xf2880810, 0xfeb80fd0, "vqshrun%c.s16\t%12-15,22D, %0-3,5Q, #%16-18e"},
1430   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1431     0xf2880850, 0xfeb80fd0, "vqrshrun%c.s16\t%12-15,22D, %0-3,5Q, #%16-18e"},
1432   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1433     0xf2880910, 0xfeb80fd0, "vqshrn%c.%24?us16\t%12-15,22D, %0-3,5Q, #%16-18e"},
1434   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1435     0xf2880950, 0xfeb80fd0,
1436     "vqrshrn%c.%24?us16\t%12-15,22D, %0-3,5Q, #%16-18e"},
1437   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1438     0xf2880a10, 0xfeb80fd0, "vshll%c.%24?us8\t%12-15,22Q, %0-3,5D, #%16-18d"},
1439   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1440     0xf2900810, 0xffb00fd0, "vshrn%c.i32\t%12-15,22D, %0-3,5Q, #%16-19e"},
1441   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1442     0xf2900850, 0xffb00fd0, "vrshrn%c.i32\t%12-15,22D, %0-3,5Q, #%16-19e"},
1443   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1444     0xf2880510, 0xffb80f90, "vshl%c.%24?us8\t%12-15,22R, %0-3,5R, #%16-18d"},
1445   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1446     0xf3880410, 0xffb80f90, "vsri%c.8\t%12-15,22R, %0-3,5R, #%16-18e"},
1447   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1448     0xf3880510, 0xffb80f90, "vsli%c.8\t%12-15,22R, %0-3,5R, #%16-18d"},
1449   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1450     0xf3880610, 0xffb80f90, "vqshlu%c.s8\t%12-15,22R, %0-3,5R, #%16-18d"},
1451   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1452     0xf2900810, 0xfeb00fd0, "vqshrun%c.s32\t%12-15,22D, %0-3,5Q, #%16-19e"},
1453   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1454     0xf2900850, 0xfeb00fd0, "vqrshrun%c.s32\t%12-15,22D, %0-3,5Q, #%16-19e"},
1455   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1456     0xf2900910, 0xfeb00fd0, "vqshrn%c.%24?us32\t%12-15,22D, %0-3,5Q, #%16-19e"},
1457   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1458     0xf2900950, 0xfeb00fd0,
1459     "vqrshrn%c.%24?us32\t%12-15,22D, %0-3,5Q, #%16-19e"},
1460   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1461     0xf2900a10, 0xfeb00fd0, "vshll%c.%24?us16\t%12-15,22Q, %0-3,5D, #%16-19d"},
1462   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1463     0xf2880010, 0xfeb80f90, "vshr%c.%24?us8\t%12-15,22R, %0-3,5R, #%16-18e"},
1464   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1465     0xf2880110, 0xfeb80f90, "vsra%c.%24?us8\t%12-15,22R, %0-3,5R, #%16-18e"},
1466   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1467     0xf2880210, 0xfeb80f90, "vrshr%c.%24?us8\t%12-15,22R, %0-3,5R, #%16-18e"},
1468   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1469     0xf2880310, 0xfeb80f90, "vrsra%c.%24?us8\t%12-15,22R, %0-3,5R, #%16-18e"},
1470   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1471     0xf2880710, 0xfeb80f90, "vqshl%c.%24?us8\t%12-15,22R, %0-3,5R, #%16-18d"},
1472   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1473     0xf2a00810, 0xffa00fd0, "vshrn%c.i64\t%12-15,22D, %0-3,5Q, #%16-20e"},
1474   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1475     0xf2a00850, 0xffa00fd0, "vrshrn%c.i64\t%12-15,22D, %0-3,5Q, #%16-20e"},
1476   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1477     0xf2900510, 0xffb00f90, "vshl%c.%24?us16\t%12-15,22R, %0-3,5R, #%16-19d"},
1478   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1479     0xf3900410, 0xffb00f90, "vsri%c.16\t%12-15,22R, %0-3,5R, #%16-19e"},
1480   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1481     0xf3900510, 0xffb00f90, "vsli%c.16\t%12-15,22R, %0-3,5R, #%16-19d"},
1482   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1483     0xf3900610, 0xffb00f90, "vqshlu%c.s16\t%12-15,22R, %0-3,5R, #%16-19d"},
1484   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1485     0xf2a00a10, 0xfea00fd0, "vshll%c.%24?us32\t%12-15,22Q, %0-3,5D, #%16-20d"},
1486   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1487     0xf2900010, 0xfeb00f90, "vshr%c.%24?us16\t%12-15,22R, %0-3,5R, #%16-19e"},
1488   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1489     0xf2900110, 0xfeb00f90, "vsra%c.%24?us16\t%12-15,22R, %0-3,5R, #%16-19e"},
1490   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1491     0xf2900210, 0xfeb00f90, "vrshr%c.%24?us16\t%12-15,22R, %0-3,5R, #%16-19e"},
1492   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1493     0xf2900310, 0xfeb00f90, "vrsra%c.%24?us16\t%12-15,22R, %0-3,5R, #%16-19e"},
1494   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1495     0xf2900710, 0xfeb00f90, "vqshl%c.%24?us16\t%12-15,22R, %0-3,5R, #%16-19d"},
1496   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1497     0xf2a00810, 0xfea00fd0, "vqshrun%c.s64\t%12-15,22D, %0-3,5Q, #%16-20e"},
1498   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1499     0xf2a00850, 0xfea00fd0, "vqrshrun%c.s64\t%12-15,22D, %0-3,5Q, #%16-20e"},
1500   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1501     0xf2a00910, 0xfea00fd0, "vqshrn%c.%24?us64\t%12-15,22D, %0-3,5Q, #%16-20e"},
1502   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1503     0xf2a00950, 0xfea00fd0,
1504     "vqrshrn%c.%24?us64\t%12-15,22D, %0-3,5Q, #%16-20e"},
1505   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1506     0xf2a00510, 0xffa00f90, "vshl%c.%24?us32\t%12-15,22R, %0-3,5R, #%16-20d"},
1507   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1508     0xf3a00410, 0xffa00f90, "vsri%c.32\t%12-15,22R, %0-3,5R, #%16-20e"},
1509   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1510     0xf3a00510, 0xffa00f90, "vsli%c.32\t%12-15,22R, %0-3,5R, #%16-20d"},
1511   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1512     0xf3a00610, 0xffa00f90, "vqshlu%c.s32\t%12-15,22R, %0-3,5R, #%16-20d"},
1513   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1514     0xf2a00010, 0xfea00f90, "vshr%c.%24?us32\t%12-15,22R, %0-3,5R, #%16-20e"},
1515   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1516     0xf2a00110, 0xfea00f90, "vsra%c.%24?us32\t%12-15,22R, %0-3,5R, #%16-20e"},
1517   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1518     0xf2a00210, 0xfea00f90, "vrshr%c.%24?us32\t%12-15,22R, %0-3,5R, #%16-20e"},
1519   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1520     0xf2a00310, 0xfea00f90, "vrsra%c.%24?us32\t%12-15,22R, %0-3,5R, #%16-20e"},
1521   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1522     0xf2a00710, 0xfea00f90, "vqshl%c.%24?us32\t%12-15,22R, %0-3,5R, #%16-20d"},
1523   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1524     0xf2800590, 0xff800f90, "vshl%c.%24?us64\t%12-15,22R, %0-3,5R, #%16-21d"},
1525   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1526     0xf3800490, 0xff800f90, "vsri%c.64\t%12-15,22R, %0-3,5R, #%16-21e"},
1527   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1528     0xf3800590, 0xff800f90, "vsli%c.64\t%12-15,22R, %0-3,5R, #%16-21d"},
1529   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1530     0xf3800690, 0xff800f90, "vqshlu%c.s64\t%12-15,22R, %0-3,5R, #%16-21d"},
1531   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1532     0xf2800090, 0xfe800f90, "vshr%c.%24?us64\t%12-15,22R, %0-3,5R, #%16-21e"},
1533   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1534     0xf2800190, 0xfe800f90, "vsra%c.%24?us64\t%12-15,22R, %0-3,5R, #%16-21e"},
1535   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1536     0xf2800290, 0xfe800f90, "vrshr%c.%24?us64\t%12-15,22R, %0-3,5R, #%16-21e"},
1537   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1538     0xf2800390, 0xfe800f90, "vrsra%c.%24?us64\t%12-15,22R, %0-3,5R, #%16-21e"},
1539   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1540     0xf2800790, 0xfe800f90, "vqshl%c.%24?us64\t%12-15,22R, %0-3,5R, #%16-21d"},
1541   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1542     0xf2a00e10, 0xfea00e90,
1543     "vcvt%c.%24,8?usff32.%24,8?ffus32\t%12-15,22R, %0-3,5R, #%16-20e"},
1544   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST),
1545     0xf2a00c10, 0xfea00e90,
1546     "vcvt%c.%24,8?usff16.%24,8?ffus16\t%12-15,22R, %0-3,5R, #%16-20e"},
1547
1548   /* Three registers of different lengths.  */
1549   {ARM_FEATURE_COPROC (FPU_CRYPTO_EXT_ARMV8),
1550     0xf2a00e00, 0xfeb00f50, "vmull%c.p64\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1551   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1552     0xf2800e00, 0xfea00f50, "vmull%c.p%20S0\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1553   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1554     0xf2800400, 0xff800f50,
1555     "vaddhn%c.i%20-21T2\t%12-15,22D, %16-19,7Q, %0-3,5Q"},
1556   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1557     0xf2800600, 0xff800f50,
1558     "vsubhn%c.i%20-21T2\t%12-15,22D, %16-19,7Q, %0-3,5Q"},
1559   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1560     0xf2800900, 0xff800f50,
1561     "vqdmlal%c.s%20-21S6\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1562   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1563     0xf2800b00, 0xff800f50,
1564     "vqdmlsl%c.s%20-21S6\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1565   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1566     0xf2800d00, 0xff800f50,
1567     "vqdmull%c.s%20-21S6\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1568   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1569     0xf3800400, 0xff800f50,
1570     "vraddhn%c.i%20-21T2\t%12-15,22D, %16-19,7Q, %0-3,5Q"},
1571   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1572     0xf3800600, 0xff800f50,
1573     "vrsubhn%c.i%20-21T2\t%12-15,22D, %16-19,7Q, %0-3,5Q"},
1574   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1575     0xf2800000, 0xfe800f50,
1576     "vaddl%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1577   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1578     0xf2800100, 0xfe800f50,
1579     "vaddw%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7Q, %0-3,5D"},
1580   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1581     0xf2800200, 0xfe800f50,
1582     "vsubl%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1583   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1584     0xf2800300, 0xfe800f50,
1585     "vsubw%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7Q, %0-3,5D"},
1586   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1587     0xf2800500, 0xfe800f50,
1588     "vabal%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1589   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1590     0xf2800700, 0xfe800f50,
1591     "vabdl%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1592   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1593     0xf2800800, 0xfe800f50,
1594     "vmlal%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1595   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1596     0xf2800a00, 0xfe800f50,
1597     "vmlsl%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1598   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1599     0xf2800c00, 0xfe800f50,
1600     "vmull%c.%24?us%20-21S2\t%12-15,22Q, %16-19,7D, %0-3,5D"},
1601
1602   /* Two registers and a scalar.  */
1603   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1604     0xf2800040, 0xff800f50, "vmla%c.i%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1605   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1606     0xf2800140, 0xff900f50, "vmla%c.f%20-21Sa\t%12-15,22D, %16-19,7D, %D"},
1607   {ARM_FEATURE_COPROC (ARM_EXT2_FP16_INST),
1608     0xf2900140, 0xffb00f50, "vmla%c.f16\t%12-15,22D, %16-19,7D, %D"},
1609   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1610     0xf2800340, 0xff800f50, "vqdmlal%c.s%20-21S6\t%12-15,22Q, %16-19,7D, %D"},
1611   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1612     0xf2800440, 0xff800f50, "vmls%c.i%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1613   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1614     0xf2800540, 0xff900f50, "vmls%c.f%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1615   {ARM_FEATURE_COPROC (ARM_EXT2_FP16_INST),
1616     0xf2900540, 0xffb00f50, "vmls%c.f16\t%12-15,22D, %16-19,7D, %D"},
1617   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1618     0xf2800740, 0xff800f50, "vqdmlsl%c.s%20-21S6\t%12-15,22Q, %16-19,7D, %D"},
1619   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1620     0xf2800840, 0xff800f50, "vmul%c.i%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1621   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1622     0xf2800940, 0xff900f50, "vmul%c.f%20-21Sa\t%12-15,22D, %16-19,7D, %D"},
1623   {ARM_FEATURE_COPROC (ARM_EXT2_FP16_INST),
1624     0xf2900940, 0xffb00f50, "vmul%c.f16\t%12-15,22D, %16-19,7D, %D"},
1625   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1626     0xf2800b40, 0xff800f50, "vqdmull%c.s%20-21S6\t%12-15,22Q, %16-19,7D, %D"},
1627   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1628     0xf2800c40, 0xff800f50, "vqdmulh%c.s%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1629   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1630     0xf2800d40, 0xff800f50, "vqrdmulh%c.s%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1631   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1632     0xf3800040, 0xff800f50, "vmla%c.i%20-21S6\t%12-15,22Q, %16-19,7Q, %D"},
1633   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1634     0xf3800140, 0xff900f50, "vmla%c.f%20-21Sa\t%12-15,22Q, %16-19,7Q, %D"},
1635   {ARM_FEATURE_COPROC (ARM_EXT2_FP16_INST),
1636     0xf3900140, 0xffb00f50, "vmla%c.f16\t%12-15,22Q, %16-19,7Q, %D"},
1637   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1638     0xf3800440, 0xff800f50, "vmls%c.i%20-21S6\t%12-15,22Q, %16-19,7Q, %D"},
1639   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1640     0xf3800540, 0xff900f50, "vmls%c.f%20-21Sa\t%12-15,22Q, %16-19,7Q, %D"},
1641   {ARM_FEATURE_COPROC (ARM_EXT2_FP16_INST),
1642     0xf3900540, 0xffb00f50, "vmls%c.f16\t%12-15,22Q, %16-19,7Q, %D"},
1643   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1644     0xf3800840, 0xff800f50, "vmul%c.i%20-21S6\t%12-15,22Q, %16-19,7Q, %D"},
1645   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1646     0xf3800940, 0xff900f50, "vmul%c.f%20-21Sa\t%12-15,22Q, %16-19,7Q, %D"},
1647   {ARM_FEATURE_COPROC (ARM_EXT2_FP16_INST),
1648     0xf3900940, 0xffb00f50, "vmul%c.f16\t%12-15,22Q, %16-19,7Q, %D"},
1649   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1650     0xf3800c40, 0xff800f50, "vqdmulh%c.s%20-21S6\t%12-15,22Q, %16-19,7Q, %D"},
1651   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1652     0xf3800d40, 0xff800f50, "vqrdmulh%c.s%20-21S6\t%12-15,22Q, %16-19,7Q, %D"},
1653   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1654     0xf2800240, 0xfe800f50,
1655     "vmlal%c.%24?us%20-21S6\t%12-15,22Q, %16-19,7D, %D"},
1656   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1657     0xf2800640, 0xfe800f50,
1658     "vmlsl%c.%24?us%20-21S6\t%12-15,22Q, %16-19,7D, %D"},
1659   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1660     0xf2800a40, 0xfe800f50,
1661     "vmull%c.%24?us%20-21S6\t%12-15,22Q, %16-19,7D, %D"},
1662   {ARM_FEATURE_COPROC (FPU_NEON_EXT_RDMA),
1663     0xf2800e40, 0xff800f50,
1664    "vqrdmlah%c.s%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1665   {ARM_FEATURE_COPROC (FPU_NEON_EXT_RDMA),
1666     0xf2800f40, 0xff800f50,
1667    "vqrdmlsh%c.s%20-21S6\t%12-15,22D, %16-19,7D, %D"},
1668   {ARM_FEATURE_COPROC (FPU_NEON_EXT_RDMA),
1669     0xf3800e40, 0xff800f50,
1670    "vqrdmlah%c.s%20-21S6\t%12-15,22Q, %16-19,7Q, %D"},
1671   {ARM_FEATURE_COPROC (FPU_NEON_EXT_RDMA),
1672     0xf3800f40, 0xff800f50,
1673    "vqrdmlsh%c.s%20-21S6\t%12-15,22Q, %16-19,7Q, %D"
1674   },
1675
1676   /* Element and structure load/store.  */
1677   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1678     0xf4a00fc0, 0xffb00fc0, "vld4%c.32\t%C"},
1679   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1680     0xf4a00c00, 0xffb00f00, "vld1%c.%6-7S2\t%C"},
1681   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1682     0xf4a00d00, 0xffb00f00, "vld2%c.%6-7S2\t%C"},
1683   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1684     0xf4a00e00, 0xffb00f00, "vld3%c.%6-7S2\t%C"},
1685   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1686     0xf4a00f00, 0xffb00f00, "vld4%c.%6-7S2\t%C"},
1687   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1688     0xf4000200, 0xff900f00, "v%21?ls%21?dt1%c.%6-7S3\t%A"},
1689   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1690     0xf4000300, 0xff900f00, "v%21?ls%21?dt2%c.%6-7S2\t%A"},
1691   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1692     0xf4000400, 0xff900f00, "v%21?ls%21?dt3%c.%6-7S2\t%A"},
1693   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1694     0xf4000500, 0xff900f00, "v%21?ls%21?dt3%c.%6-7S2\t%A"},
1695   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1696     0xf4000600, 0xff900f00, "v%21?ls%21?dt1%c.%6-7S3\t%A"},
1697   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1698     0xf4000700, 0xff900f00, "v%21?ls%21?dt1%c.%6-7S3\t%A"},
1699   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1700     0xf4000800, 0xff900f00, "v%21?ls%21?dt2%c.%6-7S2\t%A"},
1701   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1702     0xf4000900, 0xff900f00, "v%21?ls%21?dt2%c.%6-7S2\t%A"},
1703   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1704     0xf4000a00, 0xff900f00, "v%21?ls%21?dt1%c.%6-7S3\t%A"},
1705   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1706     0xf4000000, 0xff900e00, "v%21?ls%21?dt4%c.%6-7S2\t%A"},
1707   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1708     0xf4800000, 0xff900300, "v%21?ls%21?dt1%c.%10-11S2\t%B"},
1709   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1710     0xf4800100, 0xff900300, "v%21?ls%21?dt2%c.%10-11S2\t%B"},
1711   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1712     0xf4800200, 0xff900300, "v%21?ls%21?dt3%c.%10-11S2\t%B"},
1713   {ARM_FEATURE_COPROC (FPU_NEON_EXT_V1),
1714     0xf4800300, 0xff900300, "v%21?ls%21?dt4%c.%10-11S2\t%B"},
1715
1716   {ARM_FEATURE_CORE_LOW (0), 0 ,0, 0}
1717 };
1718
1719 /* Opcode tables: ARM, 16-bit Thumb, 32-bit Thumb.  All three are partially
1720    ordered: they must be searched linearly from the top to obtain a correct
1721    match.  */
1722
1723 /* print_insn_arm recognizes the following format control codes:
1724
1725    %%                   %
1726
1727    %a                   print address for ldr/str instruction
1728    %s                   print address for ldr/str halfword/signextend instruction
1729    %S                   like %s but allow UNPREDICTABLE addressing
1730    %b                   print branch destination
1731    %c                   print condition code (always bits 28-31)
1732    %m                   print register mask for ldm/stm instruction
1733    %o                   print operand2 (immediate or register + shift)
1734    %p                   print 'p' iff bits 12-15 are 15
1735    %t                   print 't' iff bit 21 set and bit 24 clear
1736    %B                   print arm BLX(1) destination
1737    %C                   print the PSR sub type.
1738    %U                   print barrier type.
1739    %P                   print address for pli instruction.
1740
1741    %<bitfield>r         print as an ARM register
1742    %<bitfield>T         print as an ARM register + 1
1743    %<bitfield>R         as %r but r15 is UNPREDICTABLE
1744    %<bitfield>{r|R}u    as %{r|R} but if matches the other %u field then is UNPREDICTABLE
1745    %<bitfield>{r|R}U    as %{r|R} but if matches the other %U field then is UNPREDICTABLE
1746    %<bitfield>d         print the bitfield in decimal
1747    %<bitfield>W         print the bitfield plus one in decimal
1748    %<bitfield>x         print the bitfield in hex
1749    %<bitfield>X         print the bitfield as 1 hex digit without leading "0x"
1750
1751    %<bitfield>'c        print specified char iff bitfield is all ones
1752    %<bitfield>`c        print specified char iff bitfield is all zeroes
1753    %<bitfield>?ab...    select from array of values in big endian order
1754
1755    %e                   print arm SMI operand (bits 0..7,8..19).
1756    %E                   print the LSB and WIDTH fields of a BFI or BFC instruction.
1757    %V                   print the 16-bit immediate field of a MOVT or MOVW instruction.
1758    %R                   print the SPSR/CPSR or banked register of an MRS.  */
1759
1760 static const struct opcode32 arm_opcodes[] =
1761 {
1762   /* ARM instructions.  */
1763   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
1764     0xe1a00000, 0xffffffff, "nop\t\t\t; (mov r0, r0)"},
1765   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
1766     0xe7f000f0, 0xfff000f0, "udf\t#%e"},
1767
1768   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T | ARM_EXT_V5),
1769     0x012FFF10, 0x0ffffff0, "bx%c\t%0-3r"},
1770   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
1771     0x00000090, 0x0fe000f0, "mul%20's%c\t%16-19R, %0-3R, %8-11R"},
1772   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2),
1773     0x00200090, 0x0fe000f0, "mla%20's%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
1774   {ARM_FEATURE_CORE_LOW (ARM_EXT_V2S),
1775     0x01000090, 0x0fb00ff0, "swp%22'b%c\t%12-15RU, %0-3Ru, [%16-19RuU]"},
1776   {ARM_FEATURE_CORE_LOW (ARM_EXT_V3M),
1777     0x00800090, 0x0fa000f0,
1778     "%22?sumull%20's%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
1779   {ARM_FEATURE_CORE_LOW (ARM_EXT_V3M),
1780     0x00a00090, 0x0fa000f0,
1781     "%22?sumlal%20's%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
1782
1783   /* V8.2 RAS extension instructions.  */
1784   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_RAS),
1785     0xe320f010, 0xffffffff, "esb"},
1786
1787   /* V8 instructions.  */
1788   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
1789     0x0320f005, 0x0fffffff, "sevl"},
1790   /* Defined in V8 but is in NOP space so available to all arch.  */
1791   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
1792     0xe1000070, 0xfff000f0, "hlt\t0x%16-19X%12-15X%8-11X%0-3X"},
1793   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_ATOMICS),
1794     0x01800e90, 0x0ff00ff0, "stlex%c\t%12-15r, %0-3r, [%16-19R]"},
1795   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1796     0x01900e9f, 0x0ff00fff, "ldaex%c\t%12-15r, [%16-19R]"},
1797   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
1798     0x01a00e90, 0x0ff00ff0, "stlexd%c\t%12-15r, %0-3r, %0-3T, [%16-19R]"},
1799   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
1800     0x01b00e9f, 0x0ff00fff, "ldaexd%c\t%12-15r, %12-15T, [%16-19R]"},
1801   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1802     0x01c00e90, 0x0ff00ff0, "stlexb%c\t%12-15r, %0-3r, [%16-19R]"},
1803   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1804     0x01d00e9f, 0x0ff00fff, "ldaexb%c\t%12-15r, [%16-19R]"},
1805   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1806     0x01e00e90, 0x0ff00ff0, "stlexh%c\t%12-15r, %0-3r, [%16-19R]"},
1807   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1808     0x01f00e9f, 0x0ff00fff, "ldaexh%c\t%12-15r, [%16-19R]"},
1809   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1810     0x0180fc90, 0x0ff0fff0, "stl%c\t%0-3r, [%16-19R]"},
1811   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1812     0x01900c9f, 0x0ff00fff, "lda%c\t%12-15r, [%16-19R]"},
1813   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1814     0x01c0fc90, 0x0ff0fff0, "stlb%c\t%0-3r, [%16-19R]"},
1815   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1816     0x01d00c9f, 0x0ff00fff, "ldab%c\t%12-15r, [%16-19R]"},
1817   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1818     0x01e0fc90, 0x0ff0fff0, "stlh%c\t%0-3r, [%16-19R]"},
1819   {ARM_FEATURE_CORE_LOW (ARM_EXT2_ATOMICS),
1820     0x01f00c9f, 0x0ff00fff, "ldah%c\t%12-15r, [%16-19R]"},
1821   /* CRC32 instructions.  */
1822   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
1823     0xe1000040, 0xfff00ff0, "crc32b\t%12-15R, %16-19R, %0-3R"},
1824   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
1825     0xe1200040, 0xfff00ff0, "crc32h\t%12-15R, %16-19R, %0-3R"},
1826   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
1827     0xe1400040, 0xfff00ff0, "crc32w\t%12-15R, %16-19R, %0-3R"},
1828   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
1829     0xe1000240, 0xfff00ff0, "crc32cb\t%12-15R, %16-19R, %0-3R"},
1830   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
1831     0xe1200240, 0xfff00ff0, "crc32ch\t%12-15R, %16-19R, %0-3R"},
1832   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
1833     0xe1400240, 0xfff00ff0, "crc32cw\t%12-15R, %16-19R, %0-3R"},
1834
1835   /* Privileged Access Never extension instructions.  */
1836   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_PAN),
1837     0xf1100000, 0xfffffdff, "setpan\t#%9-9d"},
1838
1839   /* Virtualization Extension instructions.  */
1840   {ARM_FEATURE_CORE_LOW (ARM_EXT_VIRT), 0x0160006e, 0x0fffffff, "eret%c"},
1841   {ARM_FEATURE_CORE_LOW (ARM_EXT_VIRT), 0x01400070, 0x0ff000f0, "hvc%c\t%e"},
1842
1843   /* Integer Divide Extension instructions.  */
1844   {ARM_FEATURE_CORE_LOW (ARM_EXT_ADIV),
1845     0x0710f010, 0x0ff0f0f0, "sdiv%c\t%16-19r, %0-3r, %8-11r"},
1846   {ARM_FEATURE_CORE_LOW (ARM_EXT_ADIV),
1847     0x0730f010, 0x0ff0f0f0, "udiv%c\t%16-19r, %0-3r, %8-11r"},
1848
1849   /* MP Extension instructions.  */
1850   {ARM_FEATURE_CORE_LOW (ARM_EXT_MP), 0xf410f000, 0xfc70f000, "pldw\t%a"},
1851
1852   /* Speculation Barriers.  */
1853   {ARM_FEATURE_CORE_LOW (ARM_EXT_V3), 0xe320f014, 0xffffffff, "csdb"},
1854   {ARM_FEATURE_CORE_LOW (ARM_EXT_V3), 0xf57ff040, 0xffffffff, "ssbb"},
1855   {ARM_FEATURE_CORE_LOW (ARM_EXT_V3), 0xf57ff044, 0xffffffff, "pssbb"},
1856
1857   /* V7 instructions.  */
1858   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf450f000, 0xfd70f000, "pli\t%P"},
1859   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0x0320f0f0, 0x0ffffff0, "dbg%c\t#%0-3d"},
1860   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8), 0xf57ff051, 0xfffffff3, "dmb\t%U"},
1861   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8), 0xf57ff041, 0xfffffff3, "dsb\t%U"},
1862   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf57ff050, 0xfffffff0, "dmb\t%U"},
1863   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf57ff040, 0xfffffff0, "dsb\t%U"},
1864   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf57ff060, 0xfffffff0, "isb\t%U"},
1865    {ARM_FEATURE_CORE_LOW (ARM_EXT_V7),
1866     0x0320f000, 0x0fffffff, "nop%c\t{%0-7d}"},
1867
1868   /* ARM V6T2 instructions.  */
1869   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1870     0x07c0001f, 0x0fe0007f, "bfc%c\t%12-15R, %E"},
1871   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1872     0x07c00010, 0x0fe00070, "bfi%c\t%12-15R, %0-3r, %E"},
1873   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1874     0x00600090, 0x0ff000f0, "mls%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
1875   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1876     0x002000b0, 0x0f3000f0, "strht%c\t%12-15R, %S"},
1877
1878   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1879     0x00300090, 0x0f3000f0, UNDEFINED_INSTRUCTION },
1880   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1881     0x00300090, 0x0f300090, "ldr%6's%5?hbt%c\t%12-15R, %S"},
1882
1883   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
1884     0x03000000, 0x0ff00000, "movw%c\t%12-15R, %V"},
1885   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
1886     0x03400000, 0x0ff00000, "movt%c\t%12-15R, %V"},
1887   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1888     0x06ff0f30, 0x0fff0ff0, "rbit%c\t%12-15R, %0-3R"},
1889   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
1890     0x07a00050, 0x0fa00070, "%22?usbfx%c\t%12-15r, %0-3r, #%7-11d, #%16-20W"},
1891
1892   /* ARM Security extension instructions.  */
1893   {ARM_FEATURE_CORE_LOW (ARM_EXT_SEC),
1894     0x01600070, 0x0ff000f0, "smc%c\t%e"},
1895
1896   /* ARM V6K instructions.  */
1897   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1898     0xf57ff01f, 0xffffffff, "clrex"},
1899   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1900     0x01d00f9f, 0x0ff00fff, "ldrexb%c\t%12-15R, [%16-19R]"},
1901   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1902     0x01b00f9f, 0x0ff00fff, "ldrexd%c\t%12-15r, [%16-19R]"},
1903   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1904     0x01f00f9f, 0x0ff00fff, "ldrexh%c\t%12-15R, [%16-19R]"},
1905   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1906     0x01c00f90, 0x0ff00ff0, "strexb%c\t%12-15R, %0-3R, [%16-19R]"},
1907   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1908     0x01a00f90, 0x0ff00ff0, "strexd%c\t%12-15R, %0-3r, [%16-19R]"},
1909   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1910     0x01e00f90, 0x0ff00ff0, "strexh%c\t%12-15R, %0-3R, [%16-19R]"},
1911
1912   /* ARMv8.5-A instructions.  */
1913   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_SB), 0xf57ff070, 0xffffffff, "sb"},
1914
1915   /* ARM V6K NOP hints.  */
1916   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1917     0x0320f001, 0x0fffffff, "yield%c"},
1918   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1919     0x0320f002, 0x0fffffff, "wfe%c"},
1920   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1921     0x0320f003, 0x0fffffff, "wfi%c"},
1922   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1923     0x0320f004, 0x0fffffff, "sev%c"},
1924   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K),
1925     0x0320f000, 0x0fffff00, "nop%c\t{%0-7d}"},
1926
1927   /* ARM V6 instructions.  */
1928   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1929     0xf1080000, 0xfffffe3f, "cpsie\t%8'a%7'i%6'f"},
1930   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1931     0xf10a0000, 0xfffffe20, "cpsie\t%8'a%7'i%6'f,#%0-4d"},
1932   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1933     0xf10C0000, 0xfffffe3f, "cpsid\t%8'a%7'i%6'f"},
1934   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1935     0xf10e0000, 0xfffffe20, "cpsid\t%8'a%7'i%6'f,#%0-4d"},
1936   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1937     0xf1000000, 0xfff1fe20, "cps\t#%0-4d"},
1938   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1939     0x06800010, 0x0ff00ff0, "pkhbt%c\t%12-15R, %16-19R, %0-3R"},
1940   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1941     0x06800010, 0x0ff00070, "pkhbt%c\t%12-15R, %16-19R, %0-3R, lsl #%7-11d"},
1942   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1943     0x06800050, 0x0ff00ff0, "pkhtb%c\t%12-15R, %16-19R, %0-3R, asr #32"},
1944   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1945     0x06800050, 0x0ff00070, "pkhtb%c\t%12-15R, %16-19R, %0-3R, asr #%7-11d"},
1946   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1947     0x01900f9f, 0x0ff00fff, "ldrex%c\tr%12-15d, [%16-19R]"},
1948   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1949     0x06200f10, 0x0ff00ff0, "qadd16%c\t%12-15R, %16-19R, %0-3R"},
1950   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1951     0x06200f90, 0x0ff00ff0, "qadd8%c\t%12-15R, %16-19R, %0-3R"},
1952   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1953     0x06200f30, 0x0ff00ff0, "qasx%c\t%12-15R, %16-19R, %0-3R"},
1954   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1955     0x06200f70, 0x0ff00ff0, "qsub16%c\t%12-15R, %16-19R, %0-3R"},
1956   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1957     0x06200ff0, 0x0ff00ff0, "qsub8%c\t%12-15R, %16-19R, %0-3R"},
1958   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1959     0x06200f50, 0x0ff00ff0, "qsax%c\t%12-15R, %16-19R, %0-3R"},
1960   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1961     0x06100f10, 0x0ff00ff0, "sadd16%c\t%12-15R, %16-19R, %0-3R"},
1962   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1963     0x06100f90, 0x0ff00ff0, "sadd8%c\t%12-15R, %16-19R, %0-3R"},
1964   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1965     0x06100f30, 0x0ff00ff0, "sasx%c\t%12-15R, %16-19R, %0-3R"},
1966   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1967     0x06300f10, 0x0ff00ff0, "shadd16%c\t%12-15R, %16-19R, %0-3R"},
1968   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1969     0x06300f90, 0x0ff00ff0, "shadd8%c\t%12-15R, %16-19R, %0-3R"},
1970   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1971     0x06300f30, 0x0ff00ff0, "shasx%c\t%12-15R, %16-19R, %0-3R"},
1972   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1973     0x06300f70, 0x0ff00ff0, "shsub16%c\t%12-15R, %16-19R, %0-3R"},
1974   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1975     0x06300ff0, 0x0ff00ff0, "shsub8%c\t%12-15R, %16-19R, %0-3R"},
1976   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1977     0x06300f50, 0x0ff00ff0, "shsax%c\t%12-15R, %16-19R, %0-3R"},
1978   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1979     0x06100f70, 0x0ff00ff0, "ssub16%c\t%12-15R, %16-19R, %0-3R"},
1980   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1981     0x06100ff0, 0x0ff00ff0, "ssub8%c\t%12-15R, %16-19R, %0-3R"},
1982   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1983     0x06100f50, 0x0ff00ff0, "ssax%c\t%12-15R, %16-19R, %0-3R"},
1984   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1985     0x06500f10, 0x0ff00ff0, "uadd16%c\t%12-15R, %16-19R, %0-3R"},
1986   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1987     0x06500f90, 0x0ff00ff0, "uadd8%c\t%12-15R, %16-19R, %0-3R"},
1988   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1989     0x06500f30, 0x0ff00ff0, "uasx%c\t%12-15R, %16-19R, %0-3R"},
1990   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1991     0x06700f10, 0x0ff00ff0, "uhadd16%c\t%12-15R, %16-19R, %0-3R"},
1992   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1993     0x06700f90, 0x0ff00ff0, "uhadd8%c\t%12-15R, %16-19R, %0-3R"},
1994   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1995     0x06700f30, 0x0ff00ff0, "uhasx%c\t%12-15R, %16-19R, %0-3R"},
1996   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1997     0x06700f70, 0x0ff00ff0, "uhsub16%c\t%12-15R, %16-19R, %0-3R"},
1998   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
1999     0x06700ff0, 0x0ff00ff0, "uhsub8%c\t%12-15R, %16-19R, %0-3R"},
2000   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2001     0x06700f50, 0x0ff00ff0, "uhsax%c\t%12-15R, %16-19R, %0-3R"},
2002   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2003     0x06600f10, 0x0ff00ff0, "uqadd16%c\t%12-15R, %16-19R, %0-3R"},
2004   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2005     0x06600f90, 0x0ff00ff0, "uqadd8%c\t%12-15R, %16-19R, %0-3R"},
2006   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2007     0x06600f30, 0x0ff00ff0, "uqasx%c\t%12-15R, %16-19R, %0-3R"},
2008   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2009     0x06600f70, 0x0ff00ff0, "uqsub16%c\t%12-15R, %16-19R, %0-3R"},
2010   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2011     0x06600ff0, 0x0ff00ff0, "uqsub8%c\t%12-15R, %16-19R, %0-3R"},
2012   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2013     0x06600f50, 0x0ff00ff0, "uqsax%c\t%12-15R, %16-19R, %0-3R"},
2014   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2015     0x06500f70, 0x0ff00ff0, "usub16%c\t%12-15R, %16-19R, %0-3R"},
2016   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2017     0x06500ff0, 0x0ff00ff0, "usub8%c\t%12-15R, %16-19R, %0-3R"},
2018   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2019     0x06500f50, 0x0ff00ff0, "usax%c\t%12-15R, %16-19R, %0-3R"},
2020   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2021     0x06bf0f30, 0x0fff0ff0, "rev%c\t%12-15R, %0-3R"},
2022   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2023     0x06bf0fb0, 0x0fff0ff0, "rev16%c\t%12-15R, %0-3R"},
2024   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2025     0x06ff0fb0, 0x0fff0ff0, "revsh%c\t%12-15R, %0-3R"},
2026   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2027     0xf8100a00, 0xfe50ffff, "rfe%23?id%24?ba\t%16-19r%21'!"},
2028   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2029     0x06bf0070, 0x0fff0ff0, "sxth%c\t%12-15R, %0-3R"},
2030   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2031     0x06bf0470, 0x0fff0ff0, "sxth%c\t%12-15R, %0-3R, ror #8"},
2032   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2033     0x06bf0870, 0x0fff0ff0, "sxth%c\t%12-15R, %0-3R, ror #16"},
2034   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2035     0x06bf0c70, 0x0fff0ff0, "sxth%c\t%12-15R, %0-3R, ror #24"},
2036   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2037     0x068f0070, 0x0fff0ff0, "sxtb16%c\t%12-15R, %0-3R"},
2038   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2039     0x068f0470, 0x0fff0ff0, "sxtb16%c\t%12-15R, %0-3R, ror #8"},
2040   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2041     0x068f0870, 0x0fff0ff0, "sxtb16%c\t%12-15R, %0-3R, ror #16"},
2042   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2043     0x068f0c70, 0x0fff0ff0, "sxtb16%c\t%12-15R, %0-3R, ror #24"},
2044   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2045     0x06af0070, 0x0fff0ff0, "sxtb%c\t%12-15R, %0-3R"},
2046   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2047     0x06af0470, 0x0fff0ff0, "sxtb%c\t%12-15R, %0-3R, ror #8"},
2048   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2049     0x06af0870, 0x0fff0ff0, "sxtb%c\t%12-15R, %0-3R, ror #16"},
2050   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2051     0x06af0c70, 0x0fff0ff0, "sxtb%c\t%12-15R, %0-3R, ror #24"},
2052   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2053     0x06ff0070, 0x0fff0ff0, "uxth%c\t%12-15R, %0-3R"},
2054   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2055     0x06ff0470, 0x0fff0ff0, "uxth%c\t%12-15R, %0-3R, ror #8"},
2056   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2057     0x06ff0870, 0x0fff0ff0, "uxth%c\t%12-15R, %0-3R, ror #16"},
2058   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2059     0x06ff0c70, 0x0fff0ff0, "uxth%c\t%12-15R, %0-3R, ror #24"},
2060   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2061     0x06cf0070, 0x0fff0ff0, "uxtb16%c\t%12-15R, %0-3R"},
2062   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2063     0x06cf0470, 0x0fff0ff0, "uxtb16%c\t%12-15R, %0-3R, ror #8"},
2064   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2065     0x06cf0870, 0x0fff0ff0, "uxtb16%c\t%12-15R, %0-3R, ror #16"},
2066   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2067     0x06cf0c70, 0x0fff0ff0, "uxtb16%c\t%12-15R, %0-3R, ror #24"},
2068   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2069     0x06ef0070, 0x0fff0ff0, "uxtb%c\t%12-15R, %0-3R"},
2070   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2071     0x06ef0470, 0x0fff0ff0, "uxtb%c\t%12-15R, %0-3R, ror #8"},
2072   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2073     0x06ef0870, 0x0fff0ff0, "uxtb%c\t%12-15R, %0-3R, ror #16"},
2074   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2075     0x06ef0c70, 0x0fff0ff0, "uxtb%c\t%12-15R, %0-3R, ror #24"},
2076   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2077     0x06b00070, 0x0ff00ff0, "sxtah%c\t%12-15R, %16-19r, %0-3R"},
2078   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2079     0x06b00470, 0x0ff00ff0, "sxtah%c\t%12-15R, %16-19r, %0-3R, ror #8"},
2080   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2081     0x06b00870, 0x0ff00ff0, "sxtah%c\t%12-15R, %16-19r, %0-3R, ror #16"},
2082   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2083     0x06b00c70, 0x0ff00ff0, "sxtah%c\t%12-15R, %16-19r, %0-3R, ror #24"},
2084   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2085     0x06800070, 0x0ff00ff0, "sxtab16%c\t%12-15R, %16-19r, %0-3R"},
2086   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2087     0x06800470, 0x0ff00ff0, "sxtab16%c\t%12-15R, %16-19r, %0-3R, ror #8"},
2088   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2089     0x06800870, 0x0ff00ff0, "sxtab16%c\t%12-15R, %16-19r, %0-3R, ror #16"},
2090   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2091     0x06800c70, 0x0ff00ff0, "sxtab16%c\t%12-15R, %16-19r, %0-3R, ror #24"},
2092   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2093     0x06a00070, 0x0ff00ff0, "sxtab%c\t%12-15R, %16-19r, %0-3R"},
2094   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2095     0x06a00470, 0x0ff00ff0, "sxtab%c\t%12-15R, %16-19r, %0-3R, ror #8"},
2096   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2097     0x06a00870, 0x0ff00ff0, "sxtab%c\t%12-15R, %16-19r, %0-3R, ror #16"},
2098   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2099     0x06a00c70, 0x0ff00ff0, "sxtab%c\t%12-15R, %16-19r, %0-3R, ror #24"},
2100   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2101     0x06f00070, 0x0ff00ff0, "uxtah%c\t%12-15R, %16-19r, %0-3R"},
2102   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2103     0x06f00470, 0x0ff00ff0, "uxtah%c\t%12-15R, %16-19r, %0-3R, ror #8"},
2104   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2105     0x06f00870, 0x0ff00ff0, "uxtah%c\t%12-15R, %16-19r, %0-3R, ror #16"},
2106   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2107     0x06f00c70, 0x0ff00ff0, "uxtah%c\t%12-15R, %16-19r, %0-3R, ror #24"},
2108   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2109     0x06c00070, 0x0ff00ff0, "uxtab16%c\t%12-15R, %16-19r, %0-3R"},
2110   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2111     0x06c00470, 0x0ff00ff0, "uxtab16%c\t%12-15R, %16-19r, %0-3R, ror #8"},
2112   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2113     0x06c00870, 0x0ff00ff0, "uxtab16%c\t%12-15R, %16-19r, %0-3R, ror #16"},
2114   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2115     0x06c00c70, 0x0ff00ff0, "uxtab16%c\t%12-15R, %16-19r, %0-3R, ROR #24"},
2116   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2117     0x06e00070, 0x0ff00ff0, "uxtab%c\t%12-15R, %16-19r, %0-3R"},
2118   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2119     0x06e00470, 0x0ff00ff0, "uxtab%c\t%12-15R, %16-19r, %0-3R, ror #8"},
2120   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2121     0x06e00870, 0x0ff00ff0, "uxtab%c\t%12-15R, %16-19r, %0-3R, ror #16"},
2122   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2123     0x06e00c70, 0x0ff00ff0, "uxtab%c\t%12-15R, %16-19r, %0-3R, ror #24"},
2124   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2125     0x06800fb0, 0x0ff00ff0, "sel%c\t%12-15R, %16-19R, %0-3R"},
2126   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2127     0xf1010000, 0xfffffc00, "setend\t%9?ble"},
2128   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2129     0x0700f010, 0x0ff0f0d0, "smuad%5'x%c\t%16-19R, %0-3R, %8-11R"},
2130   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2131     0x0700f050, 0x0ff0f0d0, "smusd%5'x%c\t%16-19R, %0-3R, %8-11R"},
2132   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2133     0x07000010, 0x0ff000d0, "smlad%5'x%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2134   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2135     0x07400010, 0x0ff000d0, "smlald%5'x%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
2136   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2137     0x07000050, 0x0ff000d0, "smlsd%5'x%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2138   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2139     0x07400050, 0x0ff000d0, "smlsld%5'x%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
2140   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2141     0x0750f010, 0x0ff0f0d0, "smmul%5'r%c\t%16-19R, %0-3R, %8-11R"},
2142   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2143     0x07500010, 0x0ff000d0, "smmla%5'r%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2144   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2145     0x075000d0, 0x0ff000d0, "smmls%5'r%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2146   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2147     0xf84d0500, 0xfe5fffe0, "srs%23?id%24?ba\t%16-19r%21'!, #%0-4d"},
2148   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2149     0x06a00010, 0x0fe00ff0, "ssat%c\t%12-15R, #%16-20W, %0-3R"},
2150   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2151     0x06a00010, 0x0fe00070, "ssat%c\t%12-15R, #%16-20W, %0-3R, lsl #%7-11d"},
2152   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2153     0x06a00050, 0x0fe00070, "ssat%c\t%12-15R, #%16-20W, %0-3R, asr #%7-11d"},
2154   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2155     0x06a00f30, 0x0ff00ff0, "ssat16%c\t%12-15r, #%16-19W, %0-3r"},
2156   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2157     0x01800f90, 0x0ff00ff0, "strex%c\t%12-15R, %0-3R, [%16-19R]"},
2158   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2159     0x00400090, 0x0ff000f0, "umaal%c\t%12-15R, %16-19R, %0-3R, %8-11R"},
2160   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2161     0x0780f010, 0x0ff0f0f0, "usad8%c\t%16-19R, %0-3R, %8-11R"},
2162   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2163     0x07800010, 0x0ff000f0, "usada8%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2164   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2165     0x06e00010, 0x0fe00ff0, "usat%c\t%12-15R, #%16-20d, %0-3R"},
2166   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2167     0x06e00010, 0x0fe00070, "usat%c\t%12-15R, #%16-20d, %0-3R, lsl #%7-11d"},
2168   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2169     0x06e00050, 0x0fe00070, "usat%c\t%12-15R, #%16-20d, %0-3R, asr #%7-11d"},
2170   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6),
2171     0x06e00f30, 0x0ff00ff0, "usat16%c\t%12-15R, #%16-19d, %0-3R"},
2172
2173   /* V5J instruction.  */
2174   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5J),
2175     0x012fff20, 0x0ffffff0, "bxj%c\t%0-3R"},
2176
2177   /* V5 Instructions.  */
2178   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
2179     0xe1200070, 0xfff000f0,
2180     "bkpt\t0x%16-19X%12-15X%8-11X%0-3X"},
2181   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
2182     0xfa000000, 0xfe000000, "blx\t%B"},
2183   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
2184     0x012fff30, 0x0ffffff0, "blx%c\t%0-3R"},
2185   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5),
2186     0x016f0f10, 0x0fff0ff0, "clz%c\t%12-15R, %0-3R"},
2187
2188   /* V5E "El Segundo" Instructions.  */
2189   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5E),
2190     0x000000d0, 0x0e1000f0, "ldrd%c\t%12-15r, %s"},
2191   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5E),
2192     0x000000f0, 0x0e1000f0, "strd%c\t%12-15r, %s"},
2193   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5E),
2194     0xf450f000, 0xfc70f000, "pld\t%a"},
2195   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2196     0x01000080, 0x0ff000f0, "smlabb%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2197   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2198     0x010000a0, 0x0ff000f0, "smlatb%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2199   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2200     0x010000c0, 0x0ff000f0, "smlabt%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2201   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2202     0x010000e0, 0x0ff000f0, "smlatt%c\t%16-19r, %0-3r, %8-11R, %12-15R"},
2203
2204   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2205     0x01200080, 0x0ff000f0, "smlawb%c\t%16-19R, %0-3R, %8-11R, %12-15R"},
2206   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2207     0x012000c0, 0x0ff000f0, "smlawt%c\t%16-19R, %0-3r, %8-11R, %12-15R"},
2208
2209   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2210     0x01400080, 0x0ff000f0, "smlalbb%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
2211   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2212     0x014000a0, 0x0ff000f0, "smlaltb%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
2213   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2214     0x014000c0, 0x0ff000f0, "smlalbt%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
2215   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2216     0x014000e0, 0x0ff000f0, "smlaltt%c\t%12-15Ru, %16-19Ru, %0-3R, %8-11R"},
2217
2218   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2219     0x01600080, 0x0ff0f0f0, "smulbb%c\t%16-19R, %0-3R, %8-11R"},
2220   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2221     0x016000a0, 0x0ff0f0f0, "smultb%c\t%16-19R, %0-3R, %8-11R"},
2222   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2223     0x016000c0, 0x0ff0f0f0, "smulbt%c\t%16-19R, %0-3R, %8-11R"},
2224   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2225     0x016000e0, 0x0ff0f0f0, "smultt%c\t%16-19R, %0-3R, %8-11R"},
2226
2227   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2228     0x012000a0, 0x0ff0f0f0, "smulwb%c\t%16-19R, %0-3R, %8-11R"},
2229   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2230     0x012000e0, 0x0ff0f0f0, "smulwt%c\t%16-19R, %0-3R, %8-11R"},
2231
2232   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2233     0x01000050, 0x0ff00ff0,  "qadd%c\t%12-15R, %0-3R, %16-19R"},
2234   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2235     0x01400050, 0x0ff00ff0, "qdadd%c\t%12-15R, %0-3R, %16-19R"},
2236   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2237     0x01200050, 0x0ff00ff0,  "qsub%c\t%12-15R, %0-3R, %16-19R"},
2238   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP),
2239     0x01600050, 0x0ff00ff0, "qdsub%c\t%12-15R, %0-3R, %16-19R"},
2240
2241   /* ARM Instructions.  */
2242   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2243     0x052d0004, 0x0fff0fff, "push%c\t{%12-15r}\t\t; (str%c %12-15r, %a)"},
2244
2245   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2246     0x04400000, 0x0e500000, "strb%t%c\t%12-15R, %a"},
2247   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2248     0x04000000, 0x0e500000, "str%t%c\t%12-15r, %a"},
2249   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2250     0x06400000, 0x0e500ff0, "strb%t%c\t%12-15R, %a"},
2251   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2252     0x06000000, 0x0e500ff0, "str%t%c\t%12-15r, %a"},
2253   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2254     0x04400000, 0x0c500010, "strb%t%c\t%12-15R, %a"},
2255   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2256     0x04000000, 0x0c500010, "str%t%c\t%12-15r, %a"},
2257
2258   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2259     0x04400000, 0x0e500000, "strb%c\t%12-15R, %a"},
2260   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2261     0x06400000, 0x0e500010, "strb%c\t%12-15R, %a"},
2262   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2263     0x004000b0, 0x0e5000f0, "strh%c\t%12-15R, %s"},
2264   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2265     0x000000b0, 0x0e500ff0, "strh%c\t%12-15R, %s"},
2266
2267   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2268     0x00500090, 0x0e5000f0, UNDEFINED_INSTRUCTION},
2269   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2270     0x00500090, 0x0e500090, "ldr%6's%5?hb%c\t%12-15R, %s"},
2271   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2272     0x00100090, 0x0e500ff0, UNDEFINED_INSTRUCTION},
2273   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2274     0x00100090, 0x0e500f90, "ldr%6's%5?hb%c\t%12-15R, %s"},
2275
2276   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2277     0x02000000, 0x0fe00000, "and%20's%c\t%12-15r, %16-19r, %o"},
2278   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2279     0x00000000, 0x0fe00010, "and%20's%c\t%12-15r, %16-19r, %o"},
2280   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2281     0x00000010, 0x0fe00090, "and%20's%c\t%12-15R, %16-19R, %o"},
2282
2283   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2284     0x02200000, 0x0fe00000, "eor%20's%c\t%12-15r, %16-19r, %o"},
2285   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2286     0x00200000, 0x0fe00010, "eor%20's%c\t%12-15r, %16-19r, %o"},
2287   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2288     0x00200010, 0x0fe00090, "eor%20's%c\t%12-15R, %16-19R, %o"},
2289
2290   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2291     0x02400000, 0x0fe00000, "sub%20's%c\t%12-15r, %16-19r, %o"},
2292   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2293     0x00400000, 0x0fe00010, "sub%20's%c\t%12-15r, %16-19r, %o"},
2294   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2295     0x00400010, 0x0fe00090, "sub%20's%c\t%12-15R, %16-19R, %o"},
2296
2297   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2298     0x02600000, 0x0fe00000, "rsb%20's%c\t%12-15r, %16-19r, %o"},
2299   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2300     0x00600000, 0x0fe00010, "rsb%20's%c\t%12-15r, %16-19r, %o"},
2301   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2302     0x00600010, 0x0fe00090, "rsb%20's%c\t%12-15R, %16-19R, %o"},
2303
2304   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2305     0x02800000, 0x0fe00000, "add%20's%c\t%12-15r, %16-19r, %o"},
2306   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2307     0x00800000, 0x0fe00010, "add%20's%c\t%12-15r, %16-19r, %o"},
2308   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2309     0x00800010, 0x0fe00090, "add%20's%c\t%12-15R, %16-19R, %o"},
2310
2311   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2312     0x02a00000, 0x0fe00000, "adc%20's%c\t%12-15r, %16-19r, %o"},
2313   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2314     0x00a00000, 0x0fe00010, "adc%20's%c\t%12-15r, %16-19r, %o"},
2315   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2316     0x00a00010, 0x0fe00090, "adc%20's%c\t%12-15R, %16-19R, %o"},
2317
2318   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2319     0x02c00000, 0x0fe00000, "sbc%20's%c\t%12-15r, %16-19r, %o"},
2320   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2321     0x00c00000, 0x0fe00010, "sbc%20's%c\t%12-15r, %16-19r, %o"},
2322   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2323     0x00c00010, 0x0fe00090, "sbc%20's%c\t%12-15R, %16-19R, %o"},
2324
2325   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2326     0x02e00000, 0x0fe00000, "rsc%20's%c\t%12-15r, %16-19r, %o"},
2327   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2328     0x00e00000, 0x0fe00010, "rsc%20's%c\t%12-15r, %16-19r, %o"},
2329   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2330     0x00e00010, 0x0fe00090, "rsc%20's%c\t%12-15R, %16-19R, %o"},
2331
2332   {ARM_FEATURE_CORE_LOW (ARM_EXT_VIRT),
2333     0x0120f200, 0x0fb0f200, "msr%c\t%C, %0-3r"},
2334   {ARM_FEATURE_CORE_LOW (ARM_EXT_V3),
2335     0x0120f000, 0x0db0f000, "msr%c\t%C, %o"},
2336   {ARM_FEATURE_CORE_LOW (ARM_EXT_V3),
2337     0x01000000, 0x0fb00cff, "mrs%c\t%12-15R, %R"},
2338
2339   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2340     0x03000000, 0x0fe00000, "tst%p%c\t%16-19r, %o"},
2341   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2342     0x01000000, 0x0fe00010, "tst%p%c\t%16-19r, %o"},
2343   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2344     0x01000010, 0x0fe00090, "tst%p%c\t%16-19R, %o"},
2345
2346   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2347     0x03300000, 0x0ff00000, "teq%p%c\t%16-19r, %o"},
2348   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2349     0x01300000, 0x0ff00010, "teq%p%c\t%16-19r, %o"},
2350   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2351     0x01300010, 0x0ff00010, "teq%p%c\t%16-19R, %o"},
2352
2353   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2354     0x03400000, 0x0fe00000, "cmp%p%c\t%16-19r, %o"},
2355   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2356     0x01400000, 0x0fe00010, "cmp%p%c\t%16-19r, %o"},
2357   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2358     0x01400010, 0x0fe00090, "cmp%p%c\t%16-19R, %o"},
2359
2360   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2361     0x03600000, 0x0fe00000, "cmn%p%c\t%16-19r, %o"},
2362   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2363     0x01600000, 0x0fe00010, "cmn%p%c\t%16-19r, %o"},
2364   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2365     0x01600010, 0x0fe00090, "cmn%p%c\t%16-19R, %o"},
2366
2367   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2368     0x03800000, 0x0fe00000, "orr%20's%c\t%12-15r, %16-19r, %o"},
2369   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2370     0x01800000, 0x0fe00010, "orr%20's%c\t%12-15r, %16-19r, %o"},
2371   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2372     0x01800010, 0x0fe00090, "orr%20's%c\t%12-15R, %16-19R, %o"},
2373
2374   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2375     0x03a00000, 0x0fef0000, "mov%20's%c\t%12-15r, %o"},
2376   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2377     0x01a00000, 0x0def0ff0, "mov%20's%c\t%12-15r, %0-3r"},
2378   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2379     0x01a00000, 0x0def0060, "lsl%20's%c\t%12-15R, %q"},
2380   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2381     0x01a00020, 0x0def0060, "lsr%20's%c\t%12-15R, %q"},
2382   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2383     0x01a00040, 0x0def0060, "asr%20's%c\t%12-15R, %q"},
2384   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2385     0x01a00060, 0x0def0ff0, "rrx%20's%c\t%12-15r, %0-3r"},
2386   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2387     0x01a00060, 0x0def0060, "ror%20's%c\t%12-15R, %q"},
2388
2389   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2390     0x03c00000, 0x0fe00000, "bic%20's%c\t%12-15r, %16-19r, %o"},
2391   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2392     0x01c00000, 0x0fe00010, "bic%20's%c\t%12-15r, %16-19r, %o"},
2393   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2394     0x01c00010, 0x0fe00090, "bic%20's%c\t%12-15R, %16-19R, %o"},
2395
2396   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2397     0x03e00000, 0x0fe00000, "mvn%20's%c\t%12-15r, %o"},
2398   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2399     0x01e00000, 0x0fe00010, "mvn%20's%c\t%12-15r, %o"},
2400   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2401     0x01e00010, 0x0fe00090, "mvn%20's%c\t%12-15R, %o"},
2402
2403   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2404     0x06000010, 0x0e000010, UNDEFINED_INSTRUCTION},
2405   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2406     0x049d0004, 0x0fff0fff, "pop%c\t{%12-15r}\t\t; (ldr%c %12-15r, %a)"},
2407
2408   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2409     0x04500000, 0x0c500000, "ldrb%t%c\t%12-15R, %a"},
2410
2411   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2412     0x04300000, 0x0d700000, "ldrt%c\t%12-15R, %a"},
2413   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2414     0x04100000, 0x0c500000, "ldr%c\t%12-15r, %a"},
2415
2416   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2417     0x092d0001, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2418   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2419     0x092d0002, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2420   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2421     0x092d0004, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2422   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2423     0x092d0008, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2424   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2425     0x092d0010, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2426   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2427     0x092d0020, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2428   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2429     0x092d0040, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2430   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2431     0x092d0080, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2432   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2433     0x092d0100, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2434   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2435     0x092d0200, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2436   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2437     0x092d0400, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2438   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2439     0x092d0800, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2440   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2441     0x092d1000, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2442   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2443     0x092d2000, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2444   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2445     0x092d4000, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2446   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2447     0x092d8000, 0x0fffffff, "stmfd%c\t%16-19R!, %m"},
2448   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2449     0x092d0000, 0x0fff0000, "push%c\t%m"},
2450   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2451     0x08800000, 0x0ff00000, "stm%c\t%16-19R%21'!, %m%22'^"},
2452   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2453     0x08000000, 0x0e100000, "stm%23?id%24?ba%c\t%16-19R%21'!, %m%22'^"},
2454
2455   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2456     0x08bd0001, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2457   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2458     0x08bd0002, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2459   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2460     0x08bd0004, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2461   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2462     0x08bd0008, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2463   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2464     0x08bd0010, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2465   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2466     0x08bd0020, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2467   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2468     0x08bd0040, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2469   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2470     0x08bd0080, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2471   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2472     0x08bd0100, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2473   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2474     0x08bd0200, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2475   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2476     0x08bd0400, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2477   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2478     0x08bd0800, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2479   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2480     0x08bd1000, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2481   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2482     0x08bd2000, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2483   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2484     0x08bd4000, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2485   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2486     0x08bd8000, 0x0fffffff, "ldmfd%c\t%16-19R!, %m"},
2487   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2488     0x08bd0000, 0x0fff0000, "pop%c\t%m"},
2489   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2490     0x08900000, 0x0f900000, "ldm%c\t%16-19R%21'!, %m%22'^"},
2491   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2492     0x08100000, 0x0e100000, "ldm%23?id%24?ba%c\t%16-19R%21'!, %m%22'^"},
2493
2494   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2495     0x0a000000, 0x0e000000, "b%24'l%c\t%b"},
2496   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2497     0x0f000000, 0x0f000000, "svc%c\t%0-23x"},
2498
2499   /* The rest.  */
2500   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7),
2501     0x03200000, 0x0fff00ff, "nop%c\t{%0-7d}" UNPREDICTABLE_INSTRUCTION},
2502   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
2503     0x00000000, 0x00000000, UNDEFINED_INSTRUCTION},
2504   {ARM_FEATURE_CORE_LOW (0),
2505     0x00000000, 0x00000000, 0}
2506 };
2507
2508 /* print_insn_thumb16 recognizes the following format control codes:
2509
2510    %S                   print Thumb register (bits 3..5 as high number if bit 6 set)
2511    %D                   print Thumb register (bits 0..2 as high number if bit 7 set)
2512    %<bitfield>I         print bitfield as a signed decimal
2513                                 (top bit of range being the sign bit)
2514    %N                   print Thumb register mask (with LR)
2515    %O                   print Thumb register mask (with PC)
2516    %M                   print Thumb register mask
2517    %b                   print CZB's 6-bit unsigned branch destination
2518    %s                   print Thumb right-shift immediate (6..10; 0 == 32).
2519    %c                   print the condition code
2520    %C                   print the condition code, or "s" if not conditional
2521    %x                   print warning if conditional an not at end of IT block"
2522    %X                   print "\t; unpredictable <IT:code>" if conditional
2523    %I                   print IT instruction suffix and operands
2524    %W                   print Thumb Writeback indicator for LDMIA
2525    %<bitfield>r         print bitfield as an ARM register
2526    %<bitfield>d         print bitfield as a decimal
2527    %<bitfield>H         print (bitfield * 2) as a decimal
2528    %<bitfield>W         print (bitfield * 4) as a decimal
2529    %<bitfield>a         print (bitfield * 4) as a pc-rel offset + decoded symbol
2530    %<bitfield>B         print Thumb branch destination (signed displacement)
2531    %<bitfield>c         print bitfield as a condition code
2532    %<bitnum>'c          print specified char iff bit is one
2533    %<bitnum>?ab         print a if bit is one else print b.  */
2534
2535 static const struct opcode16 thumb_opcodes[] =
2536 {
2537   /* Thumb instructions.  */
2538
2539   /* ARMv8-M Security Extensions instructions.  */
2540   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M), 0x4784, 0xff87, "blxns\t%3-6r"},
2541   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M), 0x4704, 0xff87, "bxns\t%3-6r"},
2542
2543   /* ARM V8 instructions.  */
2544   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),  0xbf50, 0xffff, "sevl%c"},
2545   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),  0xba80, 0xffc0, "hlt\t%0-5x"},
2546   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_PAN),  0xb610, 0xfff7, "setpan\t#%3-3d"},
2547
2548   /* ARM V6K no-argument instructions.  */
2549   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K), 0xbf00, 0xffff, "nop%c"},
2550   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K), 0xbf10, 0xffff, "yield%c"},
2551   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K), 0xbf20, 0xffff, "wfe%c"},
2552   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K), 0xbf30, 0xffff, "wfi%c"},
2553   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K), 0xbf40, 0xffff, "sev%c"},
2554   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6K), 0xbf00, 0xff0f, "nop%c\t{%4-7d}"},
2555
2556   /* ARM V6T2 instructions.  */
2557   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
2558     0xb900, 0xfd00, "cbnz\t%0-2r, %b%X"},
2559   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
2560     0xb100, 0xfd00, "cbz\t%0-2r, %b%X"},
2561   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xbf00, 0xff00, "it%I%X"},
2562
2563   /* ARM V6.  */
2564   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xb660, 0xfff8, "cpsie\t%2'a%1'i%0'f%X"},
2565   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xb670, 0xfff8, "cpsid\t%2'a%1'i%0'f%X"},
2566   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0x4600, 0xffc0, "mov%c\t%0-2r, %3-5r"},
2567   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xba00, 0xffc0, "rev%c\t%0-2r, %3-5r"},
2568   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xba40, 0xffc0, "rev16%c\t%0-2r, %3-5r"},
2569   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xbac0, 0xffc0, "revsh%c\t%0-2r, %3-5r"},
2570   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xb650, 0xfff7, "setend\t%3?ble%X"},
2571   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xb200, 0xffc0, "sxth%c\t%0-2r, %3-5r"},
2572   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xb240, 0xffc0, "sxtb%c\t%0-2r, %3-5r"},
2573   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xb280, 0xffc0, "uxth%c\t%0-2r, %3-5r"},
2574   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6), 0xb2c0, 0xffc0, "uxtb%c\t%0-2r, %3-5r"},
2575
2576   /* ARM V5 ISA extends Thumb.  */
2577   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5T),
2578     0xbe00, 0xff00, "bkpt\t%0-7x"}, /* Is always unconditional.  */
2579   /* This is BLX(2).  BLX(1) is a 32-bit instruction.  */
2580   {ARM_FEATURE_CORE_LOW (ARM_EXT_V5T),
2581     0x4780, 0xff87, "blx%c\t%3-6r%x"},  /* note: 4 bit register number.  */
2582   /* ARM V4T ISA (Thumb v1).  */
2583   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2584     0x46C0, 0xFFFF, "nop%c\t\t\t; (mov r8, r8)"},
2585   /* Format 4.  */
2586   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4000, 0xFFC0, "and%C\t%0-2r, %3-5r"},
2587   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4040, 0xFFC0, "eor%C\t%0-2r, %3-5r"},
2588   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4080, 0xFFC0, "lsl%C\t%0-2r, %3-5r"},
2589   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x40C0, 0xFFC0, "lsr%C\t%0-2r, %3-5r"},
2590   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4100, 0xFFC0, "asr%C\t%0-2r, %3-5r"},
2591   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4140, 0xFFC0, "adc%C\t%0-2r, %3-5r"},
2592   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4180, 0xFFC0, "sbc%C\t%0-2r, %3-5r"},
2593   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x41C0, 0xFFC0, "ror%C\t%0-2r, %3-5r"},
2594   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4200, 0xFFC0, "tst%c\t%0-2r, %3-5r"},
2595   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4240, 0xFFC0, "neg%C\t%0-2r, %3-5r"},
2596   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4280, 0xFFC0, "cmp%c\t%0-2r, %3-5r"},
2597   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x42C0, 0xFFC0, "cmn%c\t%0-2r, %3-5r"},
2598   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4300, 0xFFC0, "orr%C\t%0-2r, %3-5r"},
2599   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4340, 0xFFC0, "mul%C\t%0-2r, %3-5r"},
2600   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4380, 0xFFC0, "bic%C\t%0-2r, %3-5r"},
2601   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x43C0, 0xFFC0, "mvn%C\t%0-2r, %3-5r"},
2602   /* format 13 */
2603   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xB000, 0xFF80, "add%c\tsp, #%0-6W"},
2604   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xB080, 0xFF80, "sub%c\tsp, #%0-6W"},
2605   /* format 5 */
2606   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4700, 0xFF80, "bx%c\t%S%x"},
2607   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4400, 0xFF00, "add%c\t%D, %S"},
2608   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4500, 0xFF00, "cmp%c\t%D, %S"},
2609   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x4600, 0xFF00, "mov%c\t%D, %S"},
2610   /* format 14 */
2611   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xB400, 0xFE00, "push%c\t%N"},
2612   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xBC00, 0xFE00, "pop%c\t%O"},
2613   /* format 2 */
2614   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2615     0x1800, 0xFE00, "add%C\t%0-2r, %3-5r, %6-8r"},
2616   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2617     0x1A00, 0xFE00, "sub%C\t%0-2r, %3-5r, %6-8r"},
2618   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2619     0x1C00, 0xFE00, "add%C\t%0-2r, %3-5r, #%6-8d"},
2620   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2621     0x1E00, 0xFE00, "sub%C\t%0-2r, %3-5r, #%6-8d"},
2622   /* format 8 */
2623   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2624     0x5200, 0xFE00, "strh%c\t%0-2r, [%3-5r, %6-8r]"},
2625   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2626     0x5A00, 0xFE00, "ldrh%c\t%0-2r, [%3-5r, %6-8r]"},
2627   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2628     0x5600, 0xF600, "ldrs%11?hb%c\t%0-2r, [%3-5r, %6-8r]"},
2629   /* format 7 */
2630   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2631     0x5000, 0xFA00, "str%10'b%c\t%0-2r, [%3-5r, %6-8r]"},
2632   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2633     0x5800, 0xFA00, "ldr%10'b%c\t%0-2r, [%3-5r, %6-8r]"},
2634   /* format 1 */
2635   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x0000, 0xFFC0, "mov%C\t%0-2r, %3-5r"},
2636   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2637     0x0000, 0xF800, "lsl%C\t%0-2r, %3-5r, #%6-10d"},
2638   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x0800, 0xF800, "lsr%C\t%0-2r, %3-5r, %s"},
2639   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x1000, 0xF800, "asr%C\t%0-2r, %3-5r, %s"},
2640   /* format 3 */
2641   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x2000, 0xF800, "mov%C\t%8-10r, #%0-7d"},
2642   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x2800, 0xF800, "cmp%c\t%8-10r, #%0-7d"},
2643   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x3000, 0xF800, "add%C\t%8-10r, #%0-7d"},
2644   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0x3800, 0xF800, "sub%C\t%8-10r, #%0-7d"},
2645   /* format 6 */
2646   /* TODO: Disassemble PC relative "LDR rD,=<symbolic>" */
2647   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2648     0x4800, 0xF800,
2649     "ldr%c\t%8-10r, [pc, #%0-7W]\t; (%0-7a)"},
2650   /* format 9 */
2651   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2652     0x6000, 0xF800, "str%c\t%0-2r, [%3-5r, #%6-10W]"},
2653   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2654     0x6800, 0xF800, "ldr%c\t%0-2r, [%3-5r, #%6-10W]"},
2655   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2656     0x7000, 0xF800, "strb%c\t%0-2r, [%3-5r, #%6-10d]"},
2657   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2658     0x7800, 0xF800, "ldrb%c\t%0-2r, [%3-5r, #%6-10d]"},
2659   /* format 10 */
2660   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2661     0x8000, 0xF800, "strh%c\t%0-2r, [%3-5r, #%6-10H]"},
2662   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2663     0x8800, 0xF800, "ldrh%c\t%0-2r, [%3-5r, #%6-10H]"},
2664   /* format 11 */
2665   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2666     0x9000, 0xF800, "str%c\t%8-10r, [sp, #%0-7W]"},
2667   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2668     0x9800, 0xF800, "ldr%c\t%8-10r, [sp, #%0-7W]"},
2669   /* format 12 */
2670   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2671     0xA000, 0xF800, "add%c\t%8-10r, pc, #%0-7W\t; (adr %8-10r, %0-7a)"},
2672   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
2673     0xA800, 0xF800, "add%c\t%8-10r, sp, #%0-7W"},
2674   /* format 15 */
2675   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xC000, 0xF800, "stmia%c\t%8-10r!, %M"},
2676   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xC800, 0xF800, "ldmia%c\t%8-10r%W, %M"},
2677   /* format 17 */
2678   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xDF00, 0xFF00, "svc%c\t%0-7d"},
2679   /* format 16 */
2680   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xDE00, 0xFF00, "udf%c\t#%0-7d"},
2681   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xDE00, 0xFE00, UNDEFINED_INSTRUCTION},
2682   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xD000, 0xF000, "b%8-11c.n\t%0-7B%X"},
2683   /* format 18 */
2684   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T), 0xE000, 0xF800, "b%c.n\t%0-10B%x"},
2685
2686   /* The E800 .. FFFF range is unconditionally redirected to the
2687      32-bit table, because even in pre-V6T2 ISAs, BL and BLX(1) pairs
2688      are processed via that table.  Thus, we can never encounter a
2689      bare "second half of BL/BLX(1)" instruction here.  */
2690   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),  0x0000, 0x0000, UNDEFINED_INSTRUCTION},
2691   {ARM_FEATURE_CORE_LOW (0), 0, 0, 0}
2692 };
2693
2694 /* Thumb32 opcodes use the same table structure as the ARM opcodes.
2695    We adopt the convention that hw1 is the high 16 bits of .value and
2696    .mask, hw2 the low 16 bits.
2697
2698    print_insn_thumb32 recognizes the following format control codes:
2699
2700        %%               %
2701
2702        %I               print a 12-bit immediate from hw1[10],hw2[14:12,7:0]
2703        %M               print a modified 12-bit immediate (same location)
2704        %J               print a 16-bit immediate from hw1[3:0,10],hw2[14:12,7:0]
2705        %K               print a 16-bit immediate from hw2[3:0],hw1[3:0],hw2[11:4]
2706        %H               print a 16-bit immediate from hw2[3:0],hw1[11:0]
2707        %S               print a possibly-shifted Rm
2708
2709        %L               print address for a ldrd/strd instruction
2710        %a               print the address of a plain load/store
2711        %w               print the width and signedness of a core load/store
2712        %m               print register mask for ldm/stm
2713
2714        %E               print the lsb and width fields of a bfc/bfi instruction
2715        %F               print the lsb and width fields of a sbfx/ubfx instruction
2716        %G               print a fallback offset for Branch Future instructions
2717        %W               print an offset for BF instruction
2718        %b               print a conditional branch offset
2719        %B               print an unconditional branch offset
2720        %s               print the shift field of an SSAT instruction
2721        %R               print the rotation field of an SXT instruction
2722        %U               print barrier type.
2723        %P               print address for pli instruction.
2724        %c               print the condition code
2725        %x               print warning if conditional an not at end of IT block"
2726        %X               print "\t; unpredictable <IT:code>" if conditional
2727
2728        %<bitfield>d     print bitfield in decimal
2729        %<bitfield>D     print bitfield plus one in decimal
2730        %<bitfield>W     print bitfield*4 in decimal
2731        %<bitfield>r     print bitfield as an ARM register
2732        %<bitfield>R     as %<>r but r15 is UNPREDICTABLE
2733        %<bitfield>S     as %<>r but r13 and r15 is UNPREDICTABLE
2734        %<bitfield>c     print bitfield as a condition code
2735
2736        %<bitfield>'c    print specified char iff bitfield is all ones
2737        %<bitfield>`c    print specified char iff bitfield is all zeroes
2738        %<bitfield>?ab... select from array of values in big endian order
2739
2740    With one exception at the bottom (done because BL and BLX(1) need
2741    to come dead last), this table was machine-sorted first in
2742    decreasing order of number of bits set in the mask, then in
2743    increasing numeric order of mask, then in increasing numeric order
2744    of opcode.  This order is not the clearest for a human reader, but
2745    is guaranteed never to catch a special-case bit pattern with a more
2746    general mask, which is important, because this instruction encoding
2747    makes heavy use of special-case bit patterns.  */
2748 static const struct opcode32 thumb32_opcodes[] =
2749 {
2750   /* Armv8.1-M Mainline instructions.  */
2751   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_1M_MAIN),
2752     0xf040e001, 0xf860f001, "bf%c\t%G, %W"},
2753   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_1M_MAIN),
2754     0xf060e001, 0xf8f0f001, "bfx%c\t%G, %16-19S"},
2755   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_1M_MAIN),
2756     0xf070e001, 0xf8f0f001, "bflx%c\t%G, %16-19S"},
2757
2758
2759   /* ARMv8-M and ARMv8-M Security Extensions instructions.  */
2760   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M), 0xe97fe97f, 0xffffffff, "sg"},
2761   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M),
2762     0xe840f000, 0xfff0f0ff, "tt\t%8-11r, %16-19r"},
2763   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M),
2764     0xe840f040, 0xfff0f0ff, "ttt\t%8-11r, %16-19r"},
2765   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M),
2766     0xe840f080, 0xfff0f0ff, "tta\t%8-11r, %16-19r"},
2767   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8M),
2768     0xe840f0c0, 0xfff0f0ff, "ttat\t%8-11r, %16-19r"},
2769
2770   /* ARM V8.2 RAS extension instructions.  */
2771   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_RAS),
2772     0xf3af8010, 0xffffffff, "esb"},
2773
2774   /* V8 instructions.  */
2775   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2776     0xf3af8005, 0xffffffff, "sevl%c.w"},
2777   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2778     0xf78f8000, 0xfffffffc, "dcps%0-1d"},
2779   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2780     0xe8c00f8f, 0xfff00fff, "stlb%c\t%12-15r, [%16-19R]"},
2781   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2782     0xe8c00f9f, 0xfff00fff, "stlh%c\t%12-15r, [%16-19R]"},
2783   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2784     0xe8c00faf, 0xfff00fff, "stl%c\t%12-15r, [%16-19R]"},
2785   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2786     0xe8c00fc0, 0xfff00ff0, "stlexb%c\t%0-3r, %12-15r, [%16-19R]"},
2787   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2788     0xe8c00fd0, 0xfff00ff0, "stlexh%c\t%0-3r, %12-15r, [%16-19R]"},
2789   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2790     0xe8c00fe0, 0xfff00ff0, "stlex%c\t%0-3r, %12-15r, [%16-19R]"},
2791   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2792     0xe8c000f0, 0xfff000f0, "stlexd%c\t%0-3r, %12-15r, %8-11r, [%16-19R]"},
2793   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2794     0xe8d00f8f, 0xfff00fff, "ldab%c\t%12-15r, [%16-19R]"},
2795   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2796     0xe8d00f9f, 0xfff00fff, "ldah%c\t%12-15r, [%16-19R]"},
2797   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2798     0xe8d00faf, 0xfff00fff, "lda%c\t%12-15r, [%16-19R]"},
2799   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2800     0xe8d00fcf, 0xfff00fff, "ldaexb%c\t%12-15r, [%16-19R]"},
2801   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2802     0xe8d00fdf, 0xfff00fff, "ldaexh%c\t%12-15r, [%16-19R]"},
2803   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2804     0xe8d00fef, 0xfff00fff, "ldaex%c\t%12-15r, [%16-19R]"},
2805   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8),
2806     0xe8d000ff, 0xfff000ff, "ldaexd%c\t%12-15r, %8-11r, [%16-19R]"},
2807
2808   /* CRC32 instructions.  */
2809   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
2810     0xfac0f080, 0xfff0f0f0, "crc32b\t%8-11R, %16-19R, %0-3R"},
2811   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
2812     0xfac0f090, 0xfff0f0f0, "crc32h\t%9-11R, %16-19R, %0-3R"},
2813   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
2814     0xfac0f0a0, 0xfff0f0f0, "crc32w\t%8-11R, %16-19R, %0-3R"},
2815   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
2816     0xfad0f080, 0xfff0f0f0, "crc32cb\t%8-11R, %16-19R, %0-3R"},
2817   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
2818     0xfad0f090, 0xfff0f0f0, "crc32ch\t%8-11R, %16-19R, %0-3R"},
2819   {ARM_FEATURE_COPROC (CRC_EXT_ARMV8),
2820     0xfad0f0a0, 0xfff0f0f0, "crc32cw\t%8-11R, %16-19R, %0-3R"},
2821
2822   /* Speculation Barriers.  */
2823   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3af8014, 0xffffffff, "csdb"},
2824   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3bf8f40, 0xffffffff, "ssbb"},
2825   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3bf8f44, 0xffffffff, "pssbb"},
2826
2827   /* V7 instructions.  */
2828   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf910f000, 0xff70f000, "pli%c\t%a"},
2829   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf3af80f0, 0xfffffff0, "dbg%c\t#%0-3d"},
2830   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8), 0xf3bf8f51, 0xfffffff3, "dmb%c\t%U"},
2831   {ARM_FEATURE_CORE_LOW (ARM_EXT_V8), 0xf3bf8f41, 0xfffffff3, "dsb%c\t%U"},
2832   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf3bf8f50, 0xfffffff0, "dmb%c\t%U"},
2833   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf3bf8f40, 0xfffffff0, "dsb%c\t%U"},
2834   {ARM_FEATURE_CORE_LOW (ARM_EXT_V7), 0xf3bf8f60, 0xfffffff0, "isb%c\t%U"},
2835   {ARM_FEATURE_CORE_LOW (ARM_EXT_DIV),
2836     0xfb90f0f0, 0xfff0f0f0, "sdiv%c\t%8-11r, %16-19r, %0-3r"},
2837   {ARM_FEATURE_CORE_LOW (ARM_EXT_DIV),
2838     0xfbb0f0f0, 0xfff0f0f0, "udiv%c\t%8-11r, %16-19r, %0-3r"},
2839
2840   /* Virtualization Extension instructions.  */
2841   {ARM_FEATURE_CORE_LOW (ARM_EXT_VIRT), 0xf7e08000, 0xfff0f000, "hvc%c\t%V"},
2842   /* We skip ERET as that is SUBS pc, lr, #0.  */
2843
2844   /* MP Extension instructions.  */
2845   {ARM_FEATURE_CORE_LOW (ARM_EXT_MP),   0xf830f000, 0xff70f000, "pldw%c\t%a"},
2846
2847   /* Security extension instructions.  */
2848   {ARM_FEATURE_CORE_LOW (ARM_EXT_SEC),  0xf7f08000, 0xfff0f000, "smc%c\t%K"},
2849
2850   /* ARMv8.5-A instructions.  */
2851   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_SB), 0xf3bf8f70, 0xffffffff, "sb"},
2852
2853   /* Instructions defined in the basic V6T2 set.  */
2854   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3af8000, 0xffffffff, "nop%c.w"},
2855   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3af8001, 0xffffffff, "yield%c.w"},
2856   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3af8002, 0xffffffff, "wfe%c.w"},
2857   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3af8003, 0xffffffff, "wfi%c.w"},
2858   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf3af8004, 0xffffffff, "sev%c.w"},
2859   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2860     0xf3af8000, 0xffffff00, "nop%c.w\t{%0-7d}"},
2861   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2), 0xf7f0a000, 0xfff0f000, "udf%c.w\t%H"},
2862
2863   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
2864     0xf3bf8f2f, 0xffffffff, "clrex%c"},
2865   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2866     0xf3af8400, 0xffffff1f, "cpsie.w\t%7'a%6'i%5'f%X"},
2867   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2868     0xf3af8600, 0xffffff1f, "cpsid.w\t%7'a%6'i%5'f%X"},
2869   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2870     0xf3c08f00, 0xfff0ffff, "bxj%c\t%16-19r%x"},
2871   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2872     0xe810c000, 0xffd0ffff, "rfedb%c\t%16-19r%21'!"},
2873   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2874     0xe990c000, 0xffd0ffff, "rfeia%c\t%16-19r%21'!"},
2875   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2876     0xf3e08000, 0xffe0f000, "mrs%c\t%8-11r, %D"},
2877   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2878     0xf3af8100, 0xffffffe0, "cps\t#%0-4d%X"},
2879   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2880     0xe8d0f000, 0xfff0fff0, "tbb%c\t[%16-19r, %0-3r]%x"},
2881   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2882     0xe8d0f010, 0xfff0fff0, "tbh%c\t[%16-19r, %0-3r, lsl #1]%x"},
2883   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2884     0xf3af8500, 0xffffff00, "cpsie\t%7'a%6'i%5'f, #%0-4d%X"},
2885   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2886     0xf3af8700, 0xffffff00, "cpsid\t%7'a%6'i%5'f, #%0-4d%X"},
2887   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2888     0xf3de8f00, 0xffffff00, "subs%c\tpc, lr, #%0-7d"},
2889   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2890     0xf3808000, 0xffe0f000, "msr%c\t%C, %16-19r"},
2891   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
2892     0xe8500f00, 0xfff00fff, "ldrex%c\t%12-15r, [%16-19r]"},
2893   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
2894     0xe8d00f4f, 0xfff00fef, "ldrex%4?hb%c\t%12-15r, [%16-19r]"},
2895   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2896     0xe800c000, 0xffd0ffe0, "srsdb%c\t%16-19r%21'!, #%0-4d"},
2897   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2898     0xe980c000, 0xffd0ffe0, "srsia%c\t%16-19r%21'!, #%0-4d"},
2899   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2900     0xfa0ff080, 0xfffff0c0, "sxth%c.w\t%8-11r, %0-3r%R"},
2901   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2902     0xfa1ff080, 0xfffff0c0, "uxth%c.w\t%8-11r, %0-3r%R"},
2903   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2904     0xfa2ff080, 0xfffff0c0, "sxtb16%c\t%8-11r, %0-3r%R"},
2905   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2906     0xfa3ff080, 0xfffff0c0, "uxtb16%c\t%8-11r, %0-3r%R"},
2907   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2908     0xfa4ff080, 0xfffff0c0, "sxtb%c.w\t%8-11r, %0-3r%R"},
2909   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2910     0xfa5ff080, 0xfffff0c0, "uxtb%c.w\t%8-11r, %0-3r%R"},
2911   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
2912     0xe8400000, 0xfff000ff, "strex%c\t%8-11r, %12-15r, [%16-19r]"},
2913   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2914     0xe8d0007f, 0xfff000ff, "ldrexd%c\t%12-15r, %8-11r, [%16-19r]"},
2915   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2916     0xfa80f000, 0xfff0f0f0, "sadd8%c\t%8-11r, %16-19r, %0-3r"},
2917   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2918     0xfa80f010, 0xfff0f0f0, "qadd8%c\t%8-11r, %16-19r, %0-3r"},
2919   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2920     0xfa80f020, 0xfff0f0f0, "shadd8%c\t%8-11r, %16-19r, %0-3r"},
2921   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2922     0xfa80f040, 0xfff0f0f0, "uadd8%c\t%8-11r, %16-19r, %0-3r"},
2923   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2924     0xfa80f050, 0xfff0f0f0, "uqadd8%c\t%8-11r, %16-19r, %0-3r"},
2925   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2926     0xfa80f060, 0xfff0f0f0, "uhadd8%c\t%8-11r, %16-19r, %0-3r"},
2927   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2928     0xfa80f080, 0xfff0f0f0, "qadd%c\t%8-11r, %0-3r, %16-19r"},
2929   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2930     0xfa80f090, 0xfff0f0f0, "qdadd%c\t%8-11r, %0-3r, %16-19r"},
2931   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2932     0xfa80f0a0, 0xfff0f0f0, "qsub%c\t%8-11r, %0-3r, %16-19r"},
2933   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2934     0xfa80f0b0, 0xfff0f0f0, "qdsub%c\t%8-11r, %0-3r, %16-19r"},
2935   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2936     0xfa90f000, 0xfff0f0f0, "sadd16%c\t%8-11r, %16-19r, %0-3r"},
2937   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2938     0xfa90f010, 0xfff0f0f0, "qadd16%c\t%8-11r, %16-19r, %0-3r"},
2939   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2940     0xfa90f020, 0xfff0f0f0, "shadd16%c\t%8-11r, %16-19r, %0-3r"},
2941   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2942     0xfa90f040, 0xfff0f0f0, "uadd16%c\t%8-11r, %16-19r, %0-3r"},
2943   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2944     0xfa90f050, 0xfff0f0f0, "uqadd16%c\t%8-11r, %16-19r, %0-3r"},
2945   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2946     0xfa90f060, 0xfff0f0f0, "uhadd16%c\t%8-11r, %16-19r, %0-3r"},
2947   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2948     0xfa90f080, 0xfff0f0f0, "rev%c.w\t%8-11r, %16-19r"},
2949   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2950     0xfa90f090, 0xfff0f0f0, "rev16%c.w\t%8-11r, %16-19r"},
2951   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2952     0xfa90f0a0, 0xfff0f0f0, "rbit%c\t%8-11r, %16-19r"},
2953   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2954     0xfa90f0b0, 0xfff0f0f0, "revsh%c.w\t%8-11r, %16-19r"},
2955   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2956     0xfaa0f000, 0xfff0f0f0, "sasx%c\t%8-11r, %16-19r, %0-3r"},
2957   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2958     0xfaa0f010, 0xfff0f0f0, "qasx%c\t%8-11r, %16-19r, %0-3r"},
2959   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2960     0xfaa0f020, 0xfff0f0f0, "shasx%c\t%8-11r, %16-19r, %0-3r"},
2961   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2962     0xfaa0f040, 0xfff0f0f0, "uasx%c\t%8-11r, %16-19r, %0-3r"},
2963   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2964     0xfaa0f050, 0xfff0f0f0, "uqasx%c\t%8-11r, %16-19r, %0-3r"},
2965   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2966     0xfaa0f060, 0xfff0f0f0, "uhasx%c\t%8-11r, %16-19r, %0-3r"},
2967   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2968     0xfaa0f080, 0xfff0f0f0, "sel%c\t%8-11r, %16-19r, %0-3r"},
2969   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2970     0xfab0f080, 0xfff0f0f0, "clz%c\t%8-11r, %16-19r"},
2971   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2972     0xfac0f000, 0xfff0f0f0, "ssub8%c\t%8-11r, %16-19r, %0-3r"},
2973   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2974     0xfac0f010, 0xfff0f0f0, "qsub8%c\t%8-11r, %16-19r, %0-3r"},
2975   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2976     0xfac0f020, 0xfff0f0f0, "shsub8%c\t%8-11r, %16-19r, %0-3r"},
2977   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2978     0xfac0f040, 0xfff0f0f0, "usub8%c\t%8-11r, %16-19r, %0-3r"},
2979   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2980     0xfac0f050, 0xfff0f0f0, "uqsub8%c\t%8-11r, %16-19r, %0-3r"},
2981   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2982     0xfac0f060, 0xfff0f0f0, "uhsub8%c\t%8-11r, %16-19r, %0-3r"},
2983   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2984     0xfad0f000, 0xfff0f0f0, "ssub16%c\t%8-11r, %16-19r, %0-3r"},
2985   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2986     0xfad0f010, 0xfff0f0f0, "qsub16%c\t%8-11r, %16-19r, %0-3r"},
2987   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2988     0xfad0f020, 0xfff0f0f0, "shsub16%c\t%8-11r, %16-19r, %0-3r"},
2989   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2990     0xfad0f040, 0xfff0f0f0, "usub16%c\t%8-11r, %16-19r, %0-3r"},
2991   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2992     0xfad0f050, 0xfff0f0f0, "uqsub16%c\t%8-11r, %16-19r, %0-3r"},
2993   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2994     0xfad0f060, 0xfff0f0f0, "uhsub16%c\t%8-11r, %16-19r, %0-3r"},
2995   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2996     0xfae0f000, 0xfff0f0f0, "ssax%c\t%8-11r, %16-19r, %0-3r"},
2997   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
2998     0xfae0f010, 0xfff0f0f0, "qsax%c\t%8-11r, %16-19r, %0-3r"},
2999   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3000     0xfae0f020, 0xfff0f0f0, "shsax%c\t%8-11r, %16-19r, %0-3r"},
3001   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3002     0xfae0f040, 0xfff0f0f0, "usax%c\t%8-11r, %16-19r, %0-3r"},
3003   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3004     0xfae0f050, 0xfff0f0f0, "uqsax%c\t%8-11r, %16-19r, %0-3r"},
3005   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3006     0xfae0f060, 0xfff0f0f0, "uhsax%c\t%8-11r, %16-19r, %0-3r"},
3007   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3008     0xfb00f000, 0xfff0f0f0, "mul%c.w\t%8-11r, %16-19r, %0-3r"},
3009   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3010     0xfb70f000, 0xfff0f0f0, "usad8%c\t%8-11r, %16-19r, %0-3r"},
3011   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3012     0xfa00f000, 0xffe0f0f0, "lsl%20's%c.w\t%8-11R, %16-19R, %0-3R"},
3013   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3014     0xfa20f000, 0xffe0f0f0, "lsr%20's%c.w\t%8-11R, %16-19R, %0-3R"},
3015   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3016     0xfa40f000, 0xffe0f0f0, "asr%20's%c.w\t%8-11R, %16-19R, %0-3R"},
3017   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3018     0xfa60f000, 0xffe0f0f0, "ror%20's%c.w\t%8-11r, %16-19r, %0-3r"},
3019   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
3020     0xe8c00f40, 0xfff00fe0, "strex%4?hb%c\t%0-3r, %12-15r, [%16-19r]"},
3021   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3022     0xf3200000, 0xfff0f0e0, "ssat16%c\t%8-11r, #%0-4D, %16-19r"},
3023   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3024     0xf3a00000, 0xfff0f0e0, "usat16%c\t%8-11r, #%0-4d, %16-19r"},
3025   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3026     0xfb20f000, 0xfff0f0e0, "smuad%4'x%c\t%8-11r, %16-19r, %0-3r"},
3027   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3028     0xfb30f000, 0xfff0f0e0, "smulw%4?tb%c\t%8-11r, %16-19r, %0-3r"},
3029   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3030     0xfb40f000, 0xfff0f0e0, "smusd%4'x%c\t%8-11r, %16-19r, %0-3r"},
3031   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3032     0xfb50f000, 0xfff0f0e0, "smmul%4'r%c\t%8-11r, %16-19r, %0-3r"},
3033   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3034     0xfa00f080, 0xfff0f0c0, "sxtah%c\t%8-11r, %16-19r, %0-3r%R"},
3035   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3036     0xfa10f080, 0xfff0f0c0, "uxtah%c\t%8-11r, %16-19r, %0-3r%R"},
3037   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3038     0xfa20f080, 0xfff0f0c0, "sxtab16%c\t%8-11r, %16-19r, %0-3r%R"},
3039   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3040     0xfa30f080, 0xfff0f0c0, "uxtab16%c\t%8-11r, %16-19r, %0-3r%R"},
3041   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3042     0xfa40f080, 0xfff0f0c0, "sxtab%c\t%8-11r, %16-19r, %0-3r%R"},
3043   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3044     0xfa50f080, 0xfff0f0c0, "uxtab%c\t%8-11r, %16-19r, %0-3r%R"},
3045   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3046     0xfb10f000, 0xfff0f0c0, "smul%5?tb%4?tb%c\t%8-11r, %16-19r, %0-3r"},
3047   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3048     0xf36f0000, 0xffff8020, "bfc%c\t%8-11r, %E"},
3049   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3050     0xea100f00, 0xfff08f00, "tst%c.w\t%16-19r, %S"},
3051   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3052     0xea900f00, 0xfff08f00, "teq%c\t%16-19r, %S"},
3053   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3054     0xeb100f00, 0xfff08f00, "cmn%c.w\t%16-19r, %S"},
3055   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3056     0xebb00f00, 0xfff08f00, "cmp%c.w\t%16-19r, %S"},
3057   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3058     0xf0100f00, 0xfbf08f00, "tst%c.w\t%16-19r, %M"},
3059   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3060     0xf0900f00, 0xfbf08f00, "teq%c\t%16-19r, %M"},
3061   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3062     0xf1100f00, 0xfbf08f00, "cmn%c.w\t%16-19r, %M"},
3063   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3064     0xf1b00f00, 0xfbf08f00, "cmp%c.w\t%16-19r, %M"},
3065   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3066     0xea4f0000, 0xffef8000, "mov%20's%c.w\t%8-11r, %S"},
3067   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3068     0xea6f0000, 0xffef8000, "mvn%20's%c.w\t%8-11r, %S"},
3069   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3070     0xe8c00070, 0xfff000f0, "strexd%c\t%0-3r, %12-15r, %8-11r, [%16-19r]"},
3071   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3072     0xfb000000, 0xfff000f0, "mla%c\t%8-11r, %16-19r, %0-3r, %12-15r"},
3073   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3074     0xfb000010, 0xfff000f0, "mls%c\t%8-11r, %16-19r, %0-3r, %12-15r"},
3075   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3076     0xfb700000, 0xfff000f0, "usada8%c\t%8-11R, %16-19R, %0-3R, %12-15R"},
3077   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3078     0xfb800000, 0xfff000f0, "smull%c\t%12-15R, %8-11R, %16-19R, %0-3R"},
3079   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3080     0xfba00000, 0xfff000f0, "umull%c\t%12-15R, %8-11R, %16-19R, %0-3R"},
3081   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3082     0xfbc00000, 0xfff000f0, "smlal%c\t%12-15R, %8-11R, %16-19R, %0-3R"},
3083   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3084     0xfbe00000, 0xfff000f0, "umlal%c\t%12-15R, %8-11R, %16-19R, %0-3R"},
3085   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3086     0xfbe00060, 0xfff000f0, "umaal%c\t%12-15R, %8-11R, %16-19R, %0-3R"},
3087   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
3088     0xe8500f00, 0xfff00f00, "ldrex%c\t%12-15r, [%16-19r, #%0-7W]"},
3089   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3090     0xf04f0000, 0xfbef8000, "mov%20's%c.w\t%8-11r, %M"},
3091   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3092     0xf06f0000, 0xfbef8000, "mvn%20's%c.w\t%8-11r, %M"},
3093   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3094     0xf810f000, 0xff70f000, "pld%c\t%a"},
3095   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3096     0xfb200000, 0xfff000e0, "smlad%4'x%c\t%8-11R, %16-19R, %0-3R, %12-15R"},
3097   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3098     0xfb300000, 0xfff000e0, "smlaw%4?tb%c\t%8-11R, %16-19R, %0-3R, %12-15R"},
3099   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3100     0xfb400000, 0xfff000e0, "smlsd%4'x%c\t%8-11R, %16-19R, %0-3R, %12-15R"},
3101   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3102     0xfb500000, 0xfff000e0, "smmla%4'r%c\t%8-11R, %16-19R, %0-3R, %12-15R"},
3103   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3104     0xfb600000, 0xfff000e0, "smmls%4'r%c\t%8-11R, %16-19R, %0-3R, %12-15R"},
3105   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3106     0xfbc000c0, 0xfff000e0, "smlald%4'x%c\t%12-15R, %8-11R, %16-19R, %0-3R"},
3107   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3108     0xfbd000c0, 0xfff000e0, "smlsld%4'x%c\t%12-15R, %8-11R, %16-19R, %0-3R"},
3109   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3110     0xeac00000, 0xfff08030, "pkhbt%c\t%8-11r, %16-19r, %S"},
3111   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3112     0xeac00020, 0xfff08030, "pkhtb%c\t%8-11r, %16-19r, %S"},
3113   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3114     0xf3400000, 0xfff08020, "sbfx%c\t%8-11r, %16-19r, %F"},
3115   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3116     0xf3c00000, 0xfff08020, "ubfx%c\t%8-11r, %16-19r, %F"},
3117   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3118     0xf8000e00, 0xff900f00, "str%wt%c\t%12-15r, %a"},
3119   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3120     0xfb100000, 0xfff000c0,
3121     "smla%5?tb%4?tb%c\t%8-11r, %16-19r, %0-3r, %12-15r"},
3122   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3123     0xfbc00080, 0xfff000c0,
3124     "smlal%5?tb%4?tb%c\t%12-15r, %8-11r, %16-19r, %0-3r"},
3125   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3126     0xf3600000, 0xfff08020, "bfi%c\t%8-11r, %16-19r, %E"},
3127   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3128     0xf8100e00, 0xfe900f00, "ldr%wt%c\t%12-15r, %a"},
3129   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3130     0xf3000000, 0xffd08020, "ssat%c\t%8-11r, #%0-4D, %16-19r%s"},
3131   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3132     0xf3800000, 0xffd08020, "usat%c\t%8-11r, #%0-4d, %16-19r%s"},
3133   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3134     0xf2000000, 0xfbf08000, "addw%c\t%8-11r, %16-19r, %I"},
3135   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
3136     0xf2400000, 0xfbf08000, "movw%c\t%8-11r, %J"},
3137   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3138     0xf2a00000, 0xfbf08000, "subw%c\t%8-11r, %16-19r, %I"},
3139   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
3140     0xf2c00000, 0xfbf08000, "movt%c\t%8-11r, %J"},
3141   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3142     0xea000000, 0xffe08000, "and%20's%c.w\t%8-11r, %16-19r, %S"},
3143   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3144     0xea200000, 0xffe08000, "bic%20's%c.w\t%8-11r, %16-19r, %S"},
3145   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3146     0xea400000, 0xffe08000, "orr%20's%c.w\t%8-11r, %16-19r, %S"},
3147   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3148     0xea600000, 0xffe08000, "orn%20's%c\t%8-11r, %16-19r, %S"},
3149   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3150     0xea800000, 0xffe08000, "eor%20's%c.w\t%8-11r, %16-19r, %S"},
3151   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3152     0xeb000000, 0xffe08000, "add%20's%c.w\t%8-11r, %16-19r, %S"},
3153   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3154     0xeb400000, 0xffe08000, "adc%20's%c.w\t%8-11r, %16-19r, %S"},
3155   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3156     0xeb600000, 0xffe08000, "sbc%20's%c.w\t%8-11r, %16-19r, %S"},
3157   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3158     0xeba00000, 0xffe08000, "sub%20's%c.w\t%8-11r, %16-19r, %S"},
3159   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3160     0xebc00000, 0xffe08000, "rsb%20's%c\t%8-11r, %16-19r, %S"},
3161   {ARM_FEATURE_CORE_HIGH (ARM_EXT2_V6T2_V8M),
3162     0xe8400000, 0xfff00000, "strex%c\t%8-11r, %12-15r, [%16-19r, #%0-7W]"},
3163   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3164     0xf0000000, 0xfbe08000, "and%20's%c.w\t%8-11r, %16-19r, %M"},
3165   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3166     0xf0200000, 0xfbe08000, "bic%20's%c.w\t%8-11r, %16-19r, %M"},
3167   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3168     0xf0400000, 0xfbe08000, "orr%20's%c.w\t%8-11r, %16-19r, %M"},
3169   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3170     0xf0600000, 0xfbe08000, "orn%20's%c\t%8-11r, %16-19r, %M"},
3171   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3172     0xf0800000, 0xfbe08000, "eor%20's%c.w\t%8-11r, %16-19r, %M"},
3173   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3174     0xf1000000, 0xfbe08000, "add%20's%c.w\t%8-11r, %16-19r, %M"},
3175   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3176     0xf1400000, 0xfbe08000, "adc%20's%c.w\t%8-11r, %16-19r, %M"},
3177   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3178     0xf1600000, 0xfbe08000, "sbc%20's%c.w\t%8-11r, %16-19r, %M"},
3179   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3180     0xf1a00000, 0xfbe08000, "sub%20's%c.w\t%8-11r, %16-19r, %M"},
3181   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3182     0xf1c00000, 0xfbe08000, "rsb%20's%c\t%8-11r, %16-19r, %M"},
3183   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3184     0xe8800000, 0xffd00000, "stmia%c.w\t%16-19r%21'!, %m"},
3185   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3186     0xe8900000, 0xffd00000, "ldmia%c.w\t%16-19r%21'!, %m"},
3187   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3188     0xe9000000, 0xffd00000, "stmdb%c\t%16-19r%21'!, %m"},
3189   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3190     0xe9100000, 0xffd00000, "ldmdb%c\t%16-19r%21'!, %m"},
3191   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3192     0xe9c00000, 0xffd000ff, "strd%c\t%12-15r, %8-11r, [%16-19r]"},
3193   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3194     0xe9d00000, 0xffd000ff, "ldrd%c\t%12-15r, %8-11r, [%16-19r]"},
3195   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3196     0xe9400000, 0xff500000,
3197     "strd%c\t%12-15r, %8-11r, [%16-19r, #%23`-%0-7W]%21'!%L"},
3198   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3199     0xe9500000, 0xff500000,
3200     "ldrd%c\t%12-15r, %8-11r, [%16-19r, #%23`-%0-7W]%21'!%L"},
3201   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3202     0xe8600000, 0xff700000,
3203     "strd%c\t%12-15r, %8-11r, [%16-19r], #%23`-%0-7W%L"},
3204   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3205     0xe8700000, 0xff700000,
3206     "ldrd%c\t%12-15r, %8-11r, [%16-19r], #%23`-%0-7W%L"},
3207   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3208     0xf8000000, 0xff100000, "str%w%c.w\t%12-15r, %a"},
3209   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3210     0xf8100000, 0xfe100000, "ldr%w%c.w\t%12-15r, %a"},
3211
3212   /* Filter out Bcc with cond=E or F, which are used for other instructions.  */
3213   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3214     0xf3c08000, 0xfbc0d000, "undefined (bcc, cond=0xF)"},
3215   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3216     0xf3808000, 0xfbc0d000, "undefined (bcc, cond=0xE)"},
3217   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3218     0xf0008000, 0xf800d000, "b%22-25c.w\t%b%X"},
3219   {ARM_FEATURE_CORE_LOW (ARM_EXT_V6T2),
3220     0xf0009000, 0xf800d000, "b%c.w\t%B%x"},
3221
3222   /* These have been 32-bit since the invention of Thumb.  */
3223   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
3224      0xf000c000, 0xf800d001, "blx%c\t%B%x"},
3225   {ARM_FEATURE_CORE_LOW (ARM_EXT_V4T),
3226      0xf000d000, 0xf800d000, "bl%c\t%B%x"},
3227
3228   /* Fallback.  */
3229   {ARM_FEATURE_CORE_LOW (ARM_EXT_V1),
3230       0x00000000, 0x00000000, UNDEFINED_INSTRUCTION},
3231   {ARM_FEATURE_CORE_LOW (0), 0, 0, 0}
3232 };
3233
3234 static const char *const arm_conditional[] =
3235 {"eq", "ne", "cs", "cc", "mi", "pl", "vs", "vc",
3236  "hi", "ls", "ge", "lt", "gt", "le", "al", "<und>", ""};
3237
3238 static const char *const arm_fp_const[] =
3239 {"0.0", "1.0", "2.0", "3.0", "4.0", "5.0", "0.5", "10.0"};
3240
3241 static const char *const arm_shift[] =
3242 {"lsl", "lsr", "asr", "ror"};
3243
3244 typedef struct
3245 {
3246   const char *name;
3247   const char *description;
3248   const char *reg_names[16];
3249 }
3250 arm_regname;
3251
3252 static const arm_regname regnames[] =
3253 {
3254   { "reg-names-raw", N_("Select raw register names"),
3255     { "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"}},
3256   { "reg-names-gcc", N_("Select register names used by GCC"),
3257     { "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "sl",  "fp",  "ip",  "sp",  "lr",  "pc" }},
3258   { "reg-names-std", N_("Select register names used in ARM's ISA documentation"),
3259     { "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r8", "r9", "r10", "r11", "r12", "sp",  "lr",  "pc" }},
3260   { "force-thumb", N_("Assume all insns are Thumb insns"), {NULL} },
3261   { "no-force-thumb", N_("Examine preceding label to determine an insn's type"), {NULL} },
3262   { "reg-names-apcs", N_("Select register names used in the APCS"),
3263     { "a1", "a2", "a3", "a4", "v1", "v2", "v3", "v4", "v5", "v6", "sl",  "fp",  "ip",  "sp",  "lr",  "pc" }},
3264   { "reg-names-atpcs", N_("Select register names used in the ATPCS"),
3265     { "a1", "a2", "a3", "a4", "v1", "v2", "v3", "v4", "v5", "v6", "v7",  "v8",  "IP",  "SP",  "LR",  "PC" }},
3266   { "reg-names-special-atpcs", N_("Select special register names used in the ATPCS"),
3267     { "a1", "a2", "a3", "a4", "v1", "v2", "v3", "WR", "v5", "SB", "SL",  "FP",  "IP",  "SP",  "LR",  "PC" }}
3268 };
3269
3270 static const char *const iwmmxt_wwnames[] =
3271 {"b", "h", "w", "d"};
3272
3273 static const char *const iwmmxt_wwssnames[] =
3274 {"b", "bus", "bc", "bss",
3275  "h", "hus", "hc", "hss",
3276  "w", "wus", "wc", "wss",
3277  "d", "dus", "dc", "dss"
3278 };
3279
3280 static const char *const iwmmxt_regnames[] =
3281 { "wr0", "wr1", "wr2", "wr3", "wr4", "wr5", "wr6", "wr7",
3282   "wr8", "wr9", "wr10", "wr11", "wr12", "wr13", "wr14", "wr15"
3283 };
3284
3285 static const char *const iwmmxt_cregnames[] =
3286 { "wcid", "wcon", "wcssf", "wcasf", "reserved", "reserved", "reserved", "reserved",
3287   "wcgr0", "wcgr1", "wcgr2", "wcgr3", "reserved", "reserved", "reserved", "reserved"
3288 };
3289
3290 /* Default to GCC register name set.  */
3291 static unsigned int regname_selected = 1;
3292
3293 #define NUM_ARM_OPTIONS   ARRAY_SIZE (regnames)
3294 #define arm_regnames      regnames[regname_selected].reg_names
3295
3296 static bfd_boolean force_thumb = FALSE;
3297
3298 /* Current IT instruction state.  This contains the same state as the IT
3299    bits in the CPSR.  */
3300 static unsigned int ifthen_state;
3301 /* IT state for the next instruction.  */
3302 static unsigned int ifthen_next_state;
3303 /* The address of the insn for which the IT state is valid.  */
3304 static bfd_vma ifthen_address;
3305 #define IFTHEN_COND ((ifthen_state >> 4) & 0xf)
3306 /* Indicates that the current Conditional state is unconditional or outside
3307    an IT block.  */
3308 #define COND_UNCOND 16
3309
3310 \f
3311 /* Functions.  */
3312
3313 /* Decode a bitfield of the form matching regexp (N(-N)?,)*N(-N)?.
3314    Returns pointer to following character of the format string and
3315    fills in *VALUEP and *WIDTHP with the extracted value and number of
3316    bits extracted.  WIDTHP can be NULL.  */
3317
3318 static const char *
3319 arm_decode_bitfield (const char *ptr,
3320                      unsigned long insn,
3321                      unsigned long *valuep,
3322                      int *widthp)
3323 {
3324   unsigned long value = 0;
3325   int width = 0;
3326
3327   do
3328     {
3329       int start, end;
3330       int bits;
3331
3332       for (start = 0; *ptr >= '0' && *ptr <= '9'; ptr++)
3333         start = start * 10 + *ptr - '0';
3334       if (*ptr == '-')
3335         for (end = 0, ptr++; *ptr >= '0' && *ptr <= '9'; ptr++)
3336           end = end * 10 + *ptr - '0';
3337       else
3338         end = start;
3339       bits = end - start;
3340       if (bits < 0)
3341         abort ();
3342       value |= ((insn >> start) & ((2ul << bits) - 1)) << width;
3343       width += bits + 1;
3344     }
3345   while (*ptr++ == ',');
3346   *valuep = value;
3347   if (widthp)
3348     *widthp = width;
3349   return ptr - 1;
3350 }
3351
3352 static void
3353 arm_decode_shift (long given, fprintf_ftype func, void *stream,
3354                   bfd_boolean print_shift)
3355 {
3356   func (stream, "%s", arm_regnames[given & 0xf]);
3357
3358   if ((given & 0xff0) != 0)
3359     {
3360       if ((given & 0x10) == 0)
3361         {
3362           int amount = (given & 0xf80) >> 7;
3363           int shift = (given & 0x60) >> 5;
3364
3365           if (amount == 0)
3366             {
3367               if (shift == 3)
3368                 {
3369                   func (stream, ", rrx");
3370                   return;
3371                 }
3372
3373               amount = 32;
3374             }
3375
3376           if (print_shift)
3377             func (stream, ", %s #%d", arm_shift[shift], amount);
3378           else
3379             func (stream, ", #%d", amount);
3380         }
3381       else if ((given & 0x80) == 0x80)
3382         func (stream, "\t; <illegal shifter operand>");
3383       else if (print_shift)
3384         func (stream, ", %s %s", arm_shift[(given & 0x60) >> 5],
3385               arm_regnames[(given & 0xf00) >> 8]);
3386       else
3387         func (stream, ", %s", arm_regnames[(given & 0xf00) >> 8]);
3388     }
3389 }
3390
3391 #define W_BIT 21
3392 #define I_BIT 22
3393 #define U_BIT 23
3394 #define P_BIT 24
3395
3396 #define WRITEBACK_BIT_SET   (given & (1 << W_BIT))
3397 #define IMMEDIATE_BIT_SET   (given & (1 << I_BIT))
3398 #define NEGATIVE_BIT_SET   ((given & (1 << U_BIT)) == 0)
3399 #define PRE_BIT_SET         (given & (1 << P_BIT))
3400
3401 /* Print one coprocessor instruction on INFO->STREAM.
3402    Return TRUE if the instuction matched, FALSE if this is not a
3403    recognised coprocessor instruction.  */
3404
3405 static bfd_boolean
3406 print_insn_coprocessor (bfd_vma pc,
3407                         struct disassemble_info *info,
3408                         long given,
3409                         bfd_boolean thumb)
3410 {
3411   const struct opcode32 *insn;
3412   void *stream = info->stream;
3413   fprintf_ftype func = info->fprintf_func;
3414   unsigned long mask;
3415   unsigned long value = 0;
3416   int cond;
3417   int cp_num;
3418   struct arm_private_data *private_data = info->private_data;
3419   arm_feature_set allowed_arches = ARM_ARCH_NONE;
3420
3421   allowed_arches = private_data->features;
3422
3423   for (insn = coprocessor_opcodes; insn->assembler; insn++)
3424     {
3425       unsigned long u_reg = 16;
3426       bfd_boolean is_unpredictable = FALSE;
3427       signed long value_in_comment = 0;
3428       const char *c;
3429
3430       if (ARM_FEATURE_ZERO (insn->arch))
3431         switch (insn->value)
3432           {
3433           case SENTINEL_IWMMXT_START:
3434             if (info->mach != bfd_mach_arm_XScale
3435                 && info->mach != bfd_mach_arm_iWMMXt
3436                 && info->mach != bfd_mach_arm_iWMMXt2)
3437               do
3438                 insn++;
3439               while ((! ARM_FEATURE_ZERO (insn->arch))
3440                      && insn->value != SENTINEL_IWMMXT_END);
3441             continue;
3442
3443           case SENTINEL_IWMMXT_END:
3444             continue;
3445
3446           case SENTINEL_GENERIC_START:
3447             allowed_arches = private_data->features;
3448             continue;
3449
3450           default:
3451             abort ();
3452           }
3453
3454       mask = insn->mask;
3455       value = insn->value;
3456       cp_num = (given >> 8) & 0xf;
3457
3458       if (thumb)
3459         {
3460           /* The high 4 bits are 0xe for Arm conditional instructions, and
3461              0xe for arm unconditional instructions.  The rest of the
3462              encoding is the same.  */
3463           mask |= 0xf0000000;
3464           value |= 0xe0000000;
3465           if (ifthen_state)
3466             cond = IFTHEN_COND;
3467           else
3468             cond = COND_UNCOND;
3469         }
3470       else
3471         {
3472           /* Only match unconditional instuctions against unconditional
3473              patterns.  */
3474           if ((given & 0xf0000000) == 0xf0000000)
3475             {
3476               mask |= 0xf0000000;
3477               cond = COND_UNCOND;
3478             }
3479           else
3480             {
3481               cond = (given >> 28) & 0xf;
3482               if (cond == 0xe)
3483                 cond = COND_UNCOND;
3484             }
3485         }
3486
3487       if ((given & mask) != value)
3488         continue;
3489
3490       if (! ARM_CPU_HAS_FEATURE (insn->arch, allowed_arches))
3491         continue;
3492
3493       if (insn->value == 0xfe000010     /* mcr2  */
3494           || insn->value == 0xfe100010  /* mrc2  */
3495           || insn->value == 0xfc100000  /* ldc2  */
3496           || insn->value == 0xfc000000) /* stc2  */
3497         {
3498           if (cp_num == 9 || cp_num == 10 || cp_num == 11)
3499             is_unpredictable = TRUE;
3500         }
3501       else if (insn->value == 0x0e000000     /* cdp  */
3502                || insn->value == 0xfe000000  /* cdp2  */
3503                || insn->value == 0x0e000010  /* mcr  */
3504                || insn->value == 0x0e100010  /* mrc  */
3505                || insn->value == 0x0c100000  /* ldc  */
3506                || insn->value == 0x0c000000) /* stc  */
3507         {
3508           /* Floating-point instructions.  */
3509           if (cp_num == 9 || cp_num == 10 || cp_num == 11)
3510             continue;
3511         }
3512
3513       for (c = insn->assembler; *c; c++)
3514         {
3515           if (*c == '%')
3516             {
3517               switch (*++c)
3518                 {
3519                 case '%':
3520                   func (stream, "%%");
3521                   break;
3522
3523                 case 'A':
3524                   {
3525                     int rn = (given >> 16) & 0xf;
3526                     bfd_vma offset = given & 0xff;
3527
3528                     func (stream, "[%s", arm_regnames [(given >> 16) & 0xf]);
3529
3530                     if (PRE_BIT_SET || WRITEBACK_BIT_SET)
3531                       {
3532                         /* Not unindexed.  The offset is scaled.  */
3533                         if (cp_num == 9)
3534                           /* vldr.16/vstr.16 will shift the address
3535                              left by 1 bit only.  */
3536                           offset = offset * 2;
3537                         else
3538                           offset = offset * 4;
3539
3540                         if (NEGATIVE_BIT_SET)
3541                           offset = - offset;
3542                         if (rn != 15)
3543                           value_in_comment = offset;
3544                       }
3545
3546                     if (PRE_BIT_SET)
3547                       {
3548                         if (offset)
3549                           func (stream, ", #%d]%s",
3550                                 (int) offset,
3551                                 WRITEBACK_BIT_SET ? "!" : "");
3552                         else if (NEGATIVE_BIT_SET)
3553                           func (stream, ", #-0]");
3554                         else
3555                           func (stream, "]");
3556                       }
3557                     else
3558                       {
3559                         func (stream, "]");
3560
3561                         if (WRITEBACK_BIT_SET)
3562                           {
3563                             if (offset)
3564                               func (stream, ", #%d", (int) offset);
3565                             else if (NEGATIVE_BIT_SET)
3566                               func (stream, ", #-0");
3567                           }
3568                         else
3569                           {
3570                             func (stream, ", {%s%d}",
3571                                   (NEGATIVE_BIT_SET && !offset) ? "-" : "",
3572                                   (int) offset);
3573                             value_in_comment = offset;
3574                           }
3575                       }
3576                     if (rn == 15 && (PRE_BIT_SET || WRITEBACK_BIT_SET))
3577                       {
3578                         func (stream, "\t; ");
3579                         /* For unaligned PCs, apply off-by-alignment
3580                            correction.  */
3581                         info->print_address_func (offset + pc
3582                                                   + info->bytes_per_chunk * 2
3583                                                   - (pc & 3),
3584                                                   info);
3585                       }
3586                   }
3587                   break;
3588
3589                 case 'B':
3590                   {
3591                     int regno = ((given >> 12) & 0xf) | ((given >> (22 - 4)) & 0x10);
3592                     int offset = (given >> 1) & 0x3f;
3593
3594                     if (offset == 1)
3595                       func (stream, "{d%d}", regno);
3596                     else if (regno + offset > 32)
3597                       func (stream, "{d%d-<overflow reg d%d>}", regno, regno + offset - 1);
3598                     else
3599                       func (stream, "{d%d-d%d}", regno, regno + offset - 1);
3600                   }
3601                   break;
3602
3603                 case 'u':
3604                   if (cond != COND_UNCOND)
3605                     is_unpredictable = TRUE;
3606
3607                   /* Fall through.  */
3608                 case 'c':
3609                   if (cond != COND_UNCOND && cp_num == 9)
3610                     is_unpredictable = TRUE;
3611
3612                   func (stream, "%s", arm_conditional[cond]);
3613                   break;
3614
3615                 case 'I':
3616                   /* Print a Cirrus/DSP shift immediate.  */
3617                   /* Immediates are 7bit signed ints with bits 0..3 in
3618                      bits 0..3 of opcode and bits 4..6 in bits 5..7
3619                      of opcode.  */
3620                   {
3621                     int imm;
3622
3623                     imm = (given & 0xf) | ((given & 0xe0) >> 1);
3624
3625                     /* Is ``imm'' a negative number?  */
3626                     if (imm & 0x40)
3627                       imm -= 0x80;
3628
3629                     func (stream, "%d", imm);
3630                   }
3631
3632                   break;
3633
3634                 case 'F':
3635                   switch (given & 0x00408000)
3636                     {
3637                     case 0:
3638                       func (stream, "4");
3639                       break;
3640                     case 0x8000:
3641                       func (stream, "1");
3642                       break;
3643                     case 0x00400000:
3644                       func (stream, "2");
3645                       break;
3646                     default:
3647                       func (stream, "3");
3648                     }
3649                   break;
3650
3651                 case 'P':
3652                   switch (given & 0x00080080)
3653                     {
3654                     case 0:
3655                       func (stream, "s");
3656                       break;
3657                     case 0x80:
3658                       func (stream, "d");
3659                       break;
3660                     case 0x00080000:
3661                       func (stream, "e");
3662                       break;
3663                     default:
3664                       func (stream, _("<illegal precision>"));
3665                       break;
3666                     }
3667                   break;
3668
3669                 case 'Q':
3670                   switch (given & 0x00408000)
3671                     {
3672                     case 0:
3673                       func (stream, "s");
3674                       break;
3675                     case 0x8000:
3676                       func (stream, "d");
3677                       break;
3678                     case 0x00400000:
3679                       func (stream, "e");
3680                       break;
3681                     default:
3682                       func (stream, "p");
3683                       break;
3684                     }
3685                   break;
3686
3687                 case 'R':
3688                   switch (given & 0x60)
3689                     {
3690                     case 0:
3691                       break;
3692                     case 0x20:
3693                       func (stream, "p");
3694                       break;
3695                     case 0x40:
3696                       func (stream, "m");
3697                       break;
3698                     default:
3699                       func (stream, "z");
3700                       break;
3701                     }
3702                   break;
3703
3704                 case '0': case '1': case '2': case '3': case '4':
3705                 case '5': case '6': case '7': case '8': case '9':
3706                   {
3707                     int width;
3708
3709                     c = arm_decode_bitfield (c, given, &value, &width);
3710
3711                     switch (*c)
3712                       {
3713                       case 'R':
3714                         if (value == 15)
3715                           is_unpredictable = TRUE;
3716                         /* Fall through.  */
3717                       case 'r':
3718                         if (c[1] == 'u')
3719                           {
3720                             /* Eat the 'u' character.  */
3721                             ++ c;
3722
3723                             if (u_reg == value)
3724                               is_unpredictable = TRUE;
3725                             u_reg = value;
3726                           }
3727                         func (stream, "%s", arm_regnames[value]);
3728                         break;
3729                       case 'V':
3730                         if (given & (1 << 6))
3731                           goto Q;
3732                         /* FALLTHROUGH */
3733                       case 'D':
3734                         func (stream, "d%ld", value);
3735                         break;
3736                       case 'Q':
3737                       Q:
3738                         if (value & 1)
3739                           func (stream, "<illegal reg q%ld.5>", value >> 1);
3740                         else
3741                           func (stream, "q%ld", value >> 1);
3742                         break;
3743                       case 'd':
3744                         func (stream, "%ld", value);
3745                         value_in_comment = value;
3746                         break;
3747                       case 'E':
3748                         {
3749                           /* Converts immediate 8 bit back to float value.  */
3750                           unsigned floatVal = (value & 0x80) << 24
3751                             | (value & 0x3F) << 19
3752                             | ((value & 0x40) ? (0xF8 << 22) : (1 << 30));
3753
3754                           /* Quarter float have a maximum value of 31.0.
3755                              Get floating point value multiplied by 1e7.
3756                              The maximum value stays in limit of a 32-bit int.  */
3757                           unsigned decVal =
3758                             (78125 << (((floatVal >> 23) & 0xFF) - 124)) *
3759                             (16 + (value & 0xF));
3760
3761                           if (!(decVal % 1000000))
3762                             func (stream, "%ld\t; 0x%08x %c%u.%01u", value,
3763                                   floatVal, value & 0x80 ? '-' : ' ',
3764                                   decVal / 10000000,
3765                                   decVal % 10000000 / 1000000);
3766                           else if (!(decVal % 10000))
3767                             func (stream, "%ld\t; 0x%08x %c%u.%03u", value,
3768                                   floatVal, value & 0x80 ? '-' : ' ',
3769                                   decVal / 10000000,
3770                                   decVal % 10000000 / 10000);
3771                           else
3772                             func (stream, "%ld\t; 0x%08x %c%u.%07u", value,
3773                                   floatVal, value & 0x80 ? '-' : ' ',
3774                                   decVal / 10000000, decVal % 10000000);
3775                           break;
3776                         }
3777                       case 'k':
3778                         {
3779                           int from = (given & (1 << 7)) ? 32 : 16;
3780                           func (stream, "%ld", from - value);
3781                         }
3782                         break;
3783
3784                       case 'f':
3785                         if (value > 7)
3786                           func (stream, "#%s", arm_fp_const[value & 7]);
3787                         else
3788                           func (stream, "f%ld", value);
3789                         break;
3790
3791                       case 'w':
3792                         if (width == 2)
3793                           func (stream, "%s", iwmmxt_wwnames[value]);
3794                         else
3795                           func (stream, "%s", iwmmxt_wwssnames[value]);
3796                         break;
3797
3798                       case 'g':
3799                         func (stream, "%s", iwmmxt_regnames[value]);
3800                         break;
3801                       case 'G':
3802                         func (stream, "%s", iwmmxt_cregnames[value]);
3803                         break;
3804
3805                       case 'x':
3806                         func (stream, "0x%lx", (value & 0xffffffffUL));
3807                         break;
3808
3809                       case 'c':
3810                         switch (value)
3811                           {
3812                           case 0:
3813                             func (stream, "eq");
3814                             break;
3815
3816                           case 1:
3817                             func (stream, "vs");
3818                             break;
3819
3820                           case 2:
3821                             func (stream, "ge");
3822                             break;
3823
3824                           case 3:
3825                             func (stream, "gt");
3826                             break;
3827
3828                           default:
3829                             func (stream, "??");
3830                             break;
3831                           }
3832                         break;
3833
3834                       case '`':
3835                         c++;
3836                         if (value == 0)
3837                           func (stream, "%c", *c);
3838                         break;
3839                       case '\'':
3840                         c++;
3841                         if (value == ((1ul << width) - 1))
3842                           func (stream, "%c", *c);
3843                         break;
3844                       case '?':
3845                         func (stream, "%c", c[(1 << width) - (int) value]);
3846                         c += 1 << width;
3847                         break;
3848                       default:
3849                         abort ();
3850                       }
3851                   }
3852                   break;
3853
3854                 case 'y':
3855                 case 'z':
3856                   {
3857                     int single = *c++ == 'y';
3858                     int regno;
3859
3860                     switch (*c)
3861                       {
3862                       case '4': /* Sm pair */
3863                       case '0': /* Sm, Dm */
3864                         regno = given & 0x0000000f;
3865                         if (single)
3866                           {
3867                             regno <<= 1;
3868                             regno += (given >> 5) & 1;
3869                           }
3870                         else
3871                           regno += ((given >> 5) & 1) << 4;
3872                         break;
3873
3874                       case '1': /* Sd, Dd */
3875                         regno = (given >> 12) & 0x0000000f;
3876                         if (single)
3877                           {
3878                             regno <<= 1;
3879                             regno += (given >> 22) & 1;
3880                           }
3881                         else
3882                           regno += ((given >> 22) & 1) << 4;
3883                         break;
3884
3885                       case '2': /* Sn, Dn */
3886                         regno = (given >> 16) & 0x0000000f;
3887                         if (single)
3888                           {
3889                             regno <<= 1;
3890                             regno += (given >> 7) & 1;
3891                           }
3892                         else
3893                           regno += ((given >> 7) & 1) << 4;
3894                         break;
3895
3896                       case '3': /* List */
3897                         func (stream, "{");
3898                         regno = (given >> 12) & 0x0000000f;
3899                         if (single)
3900                           {
3901                             regno <<= 1;
3902                             regno += (given >> 22) & 1;
3903                           }
3904                         else
3905                           regno += ((given >> 22) & 1) << 4;
3906                         break;
3907
3908                       default:
3909                         abort ();
3910                       }
3911
3912                     func (stream, "%c%d", single ? 's' : 'd', regno);
3913
3914                     if (*c == '3')
3915                       {
3916                         int count = given & 0xff;
3917
3918                         if (single == 0)
3919                           count >>= 1;
3920
3921                         if (--count)
3922                           {
3923                             func (stream, "-%c%d",
3924                                   single ? 's' : 'd',
3925                                   regno + count);
3926                           }
3927
3928                         func (stream, "}");
3929                       }
3930                     else if (*c == '4')
3931                       func (stream, ", %c%d", single ? 's' : 'd',
3932                             regno + 1);
3933                   }
3934                   break;
3935
3936                 case 'L':
3937                   switch (given & 0x00400100)
3938                     {
3939                     case 0x00000000: func (stream, "b"); break;
3940                     case 0x00400000: func (stream, "h"); break;
3941                     case 0x00000100: func (stream, "w"); break;
3942                     case 0x00400100: func (stream, "d"); break;
3943                     default:
3944                       break;
3945                     }
3946                   break;
3947
3948                 case 'Z':
3949                   {
3950                     /* given (20, 23) | given (0, 3) */
3951                     value = ((given >> 16) & 0xf0) | (given & 0xf);
3952                     func (stream, "%d", (int) value);
3953                   }
3954                   break;
3955
3956                 case 'l':
3957                   /* This is like the 'A' operator, except that if
3958                      the width field "M" is zero, then the offset is
3959                      *not* multiplied by four.  */
3960                   {
3961                     int offset = given & 0xff;
3962                     int multiplier = (given & 0x00000100) ? 4 : 1;
3963
3964                     func (stream, "[%s", arm_regnames [(given >> 16) & 0xf]);
3965
3966                     if (multiplier > 1)
3967                       {
3968                         value_in_comment = offset * multiplier;
3969                         if (NEGATIVE_BIT_SET)
3970                           value_in_comment = - value_in_comment;
3971                       }
3972
3973                     if (offset)
3974                       {
3975                         if (PRE_BIT_SET)
3976                           func (stream, ", #%s%d]%s",
3977                                 NEGATIVE_BIT_SET ? "-" : "",
3978                                 offset * multiplier,
3979                                 WRITEBACK_BIT_SET ? "!" : "");
3980                         else
3981                           func (stream, "], #%s%d",
3982                                 NEGATIVE_BIT_SET ? "-" : "",
3983                                 offset * multiplier);
3984                       }
3985                     else
3986                       func (stream, "]");
3987                   }
3988                   break;
3989
3990                 case 'r':
3991                   {
3992                     int imm4 = (given >> 4) & 0xf;
3993                     int puw_bits = ((given >> 22) & 6) | ((given >> W_BIT) & 1);
3994                     int ubit = ! NEGATIVE_BIT_SET;
3995                     const char *rm = arm_regnames [given & 0xf];
3996                     const char *rn = arm_regnames [(given >> 16) & 0xf];
3997
3998                     switch (puw_bits)
3999                       {
4000                       case 1:
4001                       case 3:
4002                         func (stream, "[%s], %c%s", rn, ubit ? '+' : '-', rm);
4003                         if (imm4)
4004                           func (stream, ", lsl #%d", imm4);
4005                         break;
4006
4007                       case 4:
4008                       case 5:
4009                       case 6:
4010                       case 7:
4011                         func (stream, "[%s, %c%s", rn, ubit ? '+' : '-', rm);
4012                         if (imm4 > 0)
4013                           func (stream, ", lsl #%d", imm4);
4014                         func (stream, "]");
4015                         if (puw_bits == 5 || puw_bits == 7)
4016                           func (stream, "!");
4017                         break;
4018
4019                       default:
4020                         func (stream, "INVALID");
4021                       }
4022                   }
4023                   break;
4024
4025                 case 'i':
4026                   {
4027                     long imm5;
4028                     imm5 = ((given & 0x100) >> 4) | (given & 0xf);
4029                     func (stream, "%ld", (imm5 == 0) ? 32 : imm5);
4030                   }
4031                   break;
4032
4033                 default:
4034                   abort ();
4035                 }
4036             }
4037           else
4038             func (stream, "%c", *c);
4039         }
4040
4041       if (value_in_comment > 32 || value_in_comment < -16)
4042         func (stream, "\t; 0x%lx", (value_in_comment & 0xffffffffUL));
4043
4044       if (is_unpredictable)
4045         func (stream, UNPREDICTABLE_INSTRUCTION);
4046
4047       return TRUE;
4048     }
4049   return FALSE;
4050 }
4051
4052 /* Decodes and prints ARM addressing modes.  Returns the offset
4053    used in the address, if any, if it is worthwhile printing the
4054    offset as a hexadecimal value in a comment at the end of the
4055    line of disassembly.  */
4056
4057 static signed long
4058 print_arm_address (bfd_vma pc, struct disassemble_info *info, long given)
4059 {
4060   void *stream = info->stream;
4061   fprintf_ftype func = info->fprintf_func;
4062   bfd_vma offset = 0;
4063
4064   if (((given & 0x000f0000) == 0x000f0000)
4065       && ((given & 0x02000000) == 0))
4066     {
4067       offset = given & 0xfff;
4068
4069       func (stream, "[pc");
4070
4071       if (PRE_BIT_SET)
4072         {
4073           /* Pre-indexed.  Elide offset of positive zero when
4074              non-writeback.  */
4075           if (WRITEBACK_BIT_SET || NEGATIVE_BIT_SET || offset)
4076             func (stream, ", #%s%d", NEGATIVE_BIT_SET ? "-" : "", (int) offset);
4077
4078           if (NEGATIVE_BIT_SET)
4079             offset = -offset;
4080
4081           offset += pc + 8;
4082
4083           /* Cope with the possibility of write-back
4084              being used.  Probably a very dangerous thing
4085              for the programmer to do, but who are we to
4086              argue ?  */
4087           func (stream, "]%s", WRITEBACK_BIT_SET ? "!" : "");
4088         }
4089       else  /* Post indexed.  */
4090         {
4091           func (stream, "], #%s%d", NEGATIVE_BIT_SET ? "-" : "", (int) offset);
4092
4093           /* Ie ignore the offset.  */
4094           offset = pc + 8;
4095         }
4096
4097       func (stream, "\t; ");
4098       info->print_address_func (offset, info);
4099       offset = 0;
4100     }
4101   else
4102     {
4103       func (stream, "[%s",
4104             arm_regnames[(given >> 16) & 0xf]);
4105
4106       if (PRE_BIT_SET)
4107         {
4108           if ((given & 0x02000000) == 0)
4109             {
4110               /* Elide offset of positive zero when non-writeback.  */
4111               offset = given & 0xfff;
4112               if (WRITEBACK_BIT_SET || NEGATIVE_BIT_SET || offset)
4113                 func (stream, ", #%s%d", NEGATIVE_BIT_SET ? "-" : "", (int) offset);
4114             }
4115           else
4116             {
4117               func (stream, ", %s", NEGATIVE_BIT_SET ? "-" : "");
4118               arm_decode_shift (given, func, stream, TRUE);
4119             }
4120
4121           func (stream, "]%s",
4122                 WRITEBACK_BIT_SET ? "!" : "");
4123         }
4124       else
4125         {
4126           if ((given & 0x02000000) == 0)
4127             {
4128               /* Always show offset.  */
4129               offset = given & 0xfff;
4130               func (stream, "], #%s%d",
4131                     NEGATIVE_BIT_SET ? "-" : "", (int) offset);
4132             }
4133           else
4134             {
4135               func (stream, "], %s",
4136                     NEGATIVE_BIT_SET ? "-" : "");
4137               arm_decode_shift (given, func, stream, TRUE);
4138             }
4139         }
4140       if (NEGATIVE_BIT_SET)
4141         offset = -offset;
4142     }
4143
4144   return (signed long) offset;
4145 }
4146
4147 /* Print one neon instruction on INFO->STREAM.
4148    Return TRUE if the instuction matched, FALSE if this is not a
4149    recognised neon instruction.  */
4150
4151 static bfd_boolean
4152 print_insn_neon (struct disassemble_info *info, long given, bfd_boolean thumb)
4153 {
4154   const struct opcode32 *insn;
4155   void *stream = info->stream;
4156   fprintf_ftype func = info->fprintf_func;
4157
4158   if (thumb)
4159     {
4160       if ((given & 0xef000000) == 0xef000000)
4161         {
4162           /* Move bit 28 to bit 24 to translate Thumb2 to ARM encoding.  */
4163           unsigned long bit28 = given & (1 << 28);
4164
4165           given &= 0x00ffffff;
4166           if (bit28)
4167             given |= 0xf3000000;
4168           else
4169             given |= 0xf2000000;
4170         }
4171       else if ((given & 0xff000000) == 0xf9000000)
4172         given ^= 0xf9000000 ^ 0xf4000000;
4173       else
4174         return FALSE;
4175     }
4176
4177   for (insn = neon_opcodes; insn->assembler; insn++)
4178     {
4179       if ((given & insn->mask) == insn->value)
4180         {
4181           signed long value_in_comment = 0;
4182           bfd_boolean is_unpredictable = FALSE;
4183           const char *c;
4184
4185           for (c = insn->assembler; *c; c++)
4186             {
4187               if (*c == '%')
4188                 {
4189                   switch (*++c)
4190                     {
4191                     case '%':
4192                       func (stream, "%%");
4193                       break;
4194
4195                     case 'u':
4196                       if (thumb && ifthen_state)
4197                         is_unpredictable = TRUE;
4198
4199                       /* Fall through.  */
4200                     case 'c':
4201                       if (thumb && ifthen_state)
4202                         func (stream, "%s", arm_conditional[IFTHEN_COND]);
4203                       break;
4204
4205                     case 'A':
4206                       {
4207                         static const unsigned char enc[16] =
4208                         {
4209                           0x4, 0x14, /* st4 0,1 */
4210                           0x4, /* st1 2 */
4211                           0x4, /* st2 3 */
4212                           0x3, /* st3 4 */
4213                           0x13, /* st3 5 */
4214                           0x3, /* st1 6 */
4215                           0x1, /* st1 7 */
4216                           0x2, /* st2 8 */
4217                           0x12, /* st2 9 */
4218                           0x2, /* st1 10 */
4219                           0, 0, 0, 0, 0
4220                         };
4221                         int rd = ((given >> 12) & 0xf) | (((given >> 22) & 1) << 4);
4222                         int rn = ((given >> 16) & 0xf);
4223                         int rm = ((given >> 0) & 0xf);
4224                         int align = ((given >> 4) & 0x3);
4225                         int type = ((given >> 8) & 0xf);
4226                         int n = enc[type] & 0xf;
4227                         int stride = (enc[type] >> 4) + 1;
4228                         int ix;
4229
4230                         func (stream, "{");
4231                         if (stride > 1)
4232                           for (ix = 0; ix != n; ix++)
4233                             func (stream, "%sd%d", ix ? "," : "", rd + ix * stride);
4234                         else if (n == 1)
4235                           func (stream, "d%d", rd);
4236                         else
4237                           func (stream, "d%d-d%d", rd, rd + n - 1);
4238                         func (stream, "}, [%s", arm_regnames[rn]);
4239                         if (align)
4240                           func (stream, " :%d", 32 << align);
4241                         func (stream, "]");
4242                         if (rm == 0xd)
4243                           func (stream, "!");
4244                         else if (rm != 0xf)
4245                           func (stream, ", %s", arm_regnames[rm]);
4246                       }
4247                       break;
4248
4249                     case 'B':
4250                       {
4251                         int rd = ((given >> 12) & 0xf) | (((given >> 22) & 1) << 4);
4252                         int rn = ((given >> 16) & 0xf);
4253                         int rm = ((given >> 0) & 0xf);
4254                         int idx_align = ((given >> 4) & 0xf);
4255                         int align = 0;
4256                         int size = ((given >> 10) & 0x3);
4257                         int idx = idx_align >> (size + 1);
4258                         int length = ((given >> 8) & 3) + 1;
4259                         int stride = 1;
4260                         int i;
4261
4262                         if (length > 1 && size > 0)
4263                           stride = (idx_align & (1 << size)) ? 2 : 1;
4264
4265                         switch (length)
4266                           {
4267                           case 1:
4268                             {
4269                               int amask = (1 << size) - 1;
4270                               if ((idx_align & (1 << size)) != 0)
4271                                 return FALSE;
4272                               if (size > 0)
4273                                 {
4274                                   if ((idx_align & amask) == amask)
4275                                     align = 8 << size;
4276                                   else if ((idx_align & amask) != 0)
4277                                     return FALSE;
4278                                 }
4279                               }
4280                             break;
4281
4282                           case 2:
4283                             if (size == 2 && (idx_align & 2) != 0)
4284                               return FALSE;
4285                             align = (idx_align & 1) ? 16 << size : 0;
4286                             break;
4287
4288                           case 3:
4289                             if ((size == 2 && (idx_align & 3) != 0)
4290                                 || (idx_align & 1) != 0)
4291                               return FALSE;
4292                             break;
4293
4294                           case 4:
4295                             if (size == 2)
4296                               {
4297                                 if ((idx_align & 3) == 3)
4298                                   return FALSE;
4299                                 align = (idx_align & 3) * 64;
4300                               }
4301                             else
4302                               align = (idx_align & 1) ? 32 << size : 0;
4303                             break;
4304
4305                           default:
4306                             abort ();
4307                           }
4308
4309                         func (stream, "{");
4310                         for (i = 0; i < length; i++)
4311                           func (stream, "%sd%d[%d]", (i == 0) ? "" : ",",
4312                             rd + i * stride, idx);
4313                         func (stream, "}, [%s", arm_regnames[rn]);
4314                         if (align)
4315                           func (stream, " :%d", align);
4316                         func (stream, "]");
4317                         if (rm == 0xd)
4318                           func (stream, "!");
4319                         else if (rm != 0xf)
4320                           func (stream, ", %s", arm_regnames[rm]);
4321                       }
4322                       break;
4323
4324                     case 'C':
4325                       {
4326                         int rd = ((given >> 12) & 0xf) | (((given >> 22) & 1) << 4);
4327                         int rn = ((given >> 16) & 0xf);
4328                         int rm = ((given >> 0) & 0xf);
4329                         int align = ((given >> 4) & 0x1);
4330                         int size = ((given >> 6) & 0x3);
4331                         int type = ((given >> 8) & 0x3);
4332                         int n = type + 1;
4333                         int stride = ((given >> 5) & 0x1);
4334                         int ix;
4335
4336                         if (stride && (n == 1))
4337                           n++;
4338                         else
4339                           stride++;
4340
4341                         func (stream, "{");
4342                         if (stride > 1)
4343                           for (ix = 0; ix != n; ix++)
4344                             func (stream, "%sd%d[]", ix ? "," : "", rd + ix * stride);
4345                         else if (n == 1)
4346                           func (stream, "d%d[]", rd);
4347                         else
4348                           func (stream, "d%d[]-d%d[]", rd, rd + n - 1);
4349                         func (stream, "}, [%s", arm_regnames[rn]);
4350                         if (align)
4351                           {
4352                             align = (8 * (type + 1)) << size;
4353                             if (type == 3)
4354                               align = (size > 1) ? align >> 1 : align;
4355                             if (type == 2 || (type == 0 && !size))
4356                               func (stream, " :<bad align %d>", align);
4357                             else
4358                               func (stream, " :%d", align);
4359                           }
4360                         func (stream, "]");
4361                         if (rm == 0xd)
4362                           func (stream, "!");
4363                         else if (rm != 0xf)
4364                           func (stream, ", %s", arm_regnames[rm]);
4365                       }
4366                       break;
4367
4368                     case 'D':
4369                       {
4370                         int raw_reg = (given & 0xf) | ((given >> 1) & 0x10);
4371                         int size = (given >> 20) & 3;
4372                         int reg = raw_reg & ((4 << size) - 1);
4373                         int ix = raw_reg >> size >> 2;
4374
4375                         func (stream, "d%d[%d]", reg, ix);
4376                       }
4377                       break;
4378
4379                     case 'E':
4380                       /* Neon encoded constant for mov, mvn, vorr, vbic.  */
4381                       {
4382                         int bits = 0;
4383                         int cmode = (given >> 8) & 0xf;
4384                         int op = (given >> 5) & 0x1;
4385                         unsigned long value = 0, hival = 0;
4386                         unsigned shift;
4387                         int size = 0;
4388                         int isfloat = 0;
4389
4390                         bits |= ((given >> 24) & 1) << 7;
4391                         bits |= ((given >> 16) & 7) << 4;
4392                         bits |= ((given >> 0) & 15) << 0;
4393
4394                         if (cmode < 8)
4395                           {
4396                             shift = (cmode >> 1) & 3;
4397                             value = (unsigned long) bits << (8 * shift);
4398                             size = 32;
4399                           }
4400                         else if (cmode < 12)
4401                           {
4402                             shift = (cmode >> 1) & 1;
4403                             value = (unsigned long) bits << (8 * shift);
4404                             size = 16;
4405                           }
4406                         else if (cmode < 14)
4407                           {
4408                             shift = (cmode & 1) + 1;
4409                             value = (unsigned long) bits << (8 * shift);
4410                             value |= (1ul << (8 * shift)) - 1;
4411                             size = 32;
4412                           }
4413                         else if (cmode == 14)
4414                           {
4415                             if (op)
4416                               {
4417                                 /* Bit replication into bytes.  */
4418                                 int ix;
4419                                 unsigned long mask;
4420
4421                                 value = 0;
4422                                 hival = 0;
4423                                 for (ix = 7; ix >= 0; ix--)
4424                                   {
4425                                     mask = ((bits >> ix) & 1) ? 0xff : 0;
4426                                     if (ix <= 3)
4427                                       value = (value << 8) | mask;
4428                                     else
4429                                       hival = (hival << 8) | mask;
4430                                   }
4431                                 size = 64;
4432                               }
4433                             else
4434                               {
4435                                 /* Byte replication.  */
4436                                 value = (unsigned long) bits;
4437                                 size = 8;
4438                               }
4439                           }
4440                         else if (!op)
4441                           {
4442                             /* Floating point encoding.  */
4443                             int tmp;
4444
4445                             value = (unsigned long)  (bits & 0x7f) << 19;
4446                             value |= (unsigned long) (bits & 0x80) << 24;
4447                             tmp = bits & 0x40 ? 0x3c : 0x40;
4448                             value |= (unsigned long) tmp << 24;
4449                             size = 32;
4450                             isfloat = 1;
4451                           }
4452                         else
4453                           {
4454                             func (stream, "<illegal constant %.8x:%x:%x>",
4455                                   bits, cmode, op);
4456                             size = 32;
4457                             break;
4458                           }
4459                         switch (size)
4460                           {
4461                           case 8:
4462                             func (stream, "#%ld\t; 0x%.2lx", value, value);
4463                             break;
4464
4465                           case 16:
4466                             func (stream, "#%ld\t; 0x%.4lx", value, value);
4467                             break;
4468
4469                           case 32:
4470                             if (isfloat)
4471                               {
4472                                 unsigned char valbytes[4];
4473                                 double fvalue;
4474
4475                                 /* Do this a byte at a time so we don't have to
4476                                    worry about the host's endianness.  */
4477                                 valbytes[0] = value & 0xff;
4478                                 valbytes[1] = (value >> 8) & 0xff;
4479                                 valbytes[2] = (value >> 16) & 0xff;
4480                                 valbytes[3] = (value >> 24) & 0xff;
4481
4482                                 floatformat_to_double
4483                                   (& floatformat_ieee_single_little, valbytes,
4484                                   & fvalue);
4485
4486                                 func (stream, "#%.7g\t; 0x%.8lx", fvalue,
4487                                       value);
4488                               }
4489                             else
4490                               func (stream, "#%ld\t; 0x%.8lx",
4491                                     (long) (((value & 0x80000000L) != 0)
4492                                             ? value | ~0xffffffffL : value),
4493                                     value);
4494                             break;
4495
4496                           case 64:
4497                             func (stream, "#0x%.8lx%.8lx", hival, value);
4498                             break;
4499
4500                           default:
4501                             abort ();
4502                           }
4503                       }
4504                       break;
4505
4506                     case 'F':
4507                       {
4508                         int regno = ((given >> 16) & 0xf) | ((given >> (7 - 4)) & 0x10);
4509                         int num = (given >> 8) & 0x3;
4510
4511                         if (!num)
4512                           func (stream, "{d%d}", regno);
4513                         else if (num + regno >= 32)
4514                           func (stream, "{d%d-<overflow reg d%d}", regno, regno + num);
4515                         else
4516                           func (stream, "{d%d-d%d}", regno, regno + num);
4517                       }
4518                       break;
4519
4520
4521                     case '0': case '1': case '2': case '3': case '4':
4522                     case '5': case '6': case '7': case '8': case '9':
4523                       {
4524                         int width;
4525                         unsigned long value;
4526
4527                         c = arm_decode_bitfield (c, given, &value, &width);
4528
4529                         switch (*c)
4530                           {
4531                           case 'r':
4532                             func (stream, "%s", arm_regnames[value]);
4533                             break;
4534                           case 'd':
4535                             func (stream, "%ld", value);
4536                             value_in_comment = value;
4537                             break;
4538                           case 'e':
4539                             func (stream, "%ld", (1ul << width) - value);
4540                             break;
4541
4542                           case 'S':
4543                           case 'T':
4544                           case 'U':
4545                             /* Various width encodings.  */
4546                             {
4547                               int base = 8 << (*c - 'S'); /* 8,16 or 32 */
4548                               int limit;
4549                               unsigned low, high;
4550
4551                               c++;
4552                               if (*c >= '0' && *c <= '9')
4553                                 limit = *c - '0';
4554                               else if (*c >= 'a' && *c <= 'f')
4555                                 limit = *c - 'a' + 10;
4556                               else
4557                                 abort ();
4558                               low = limit >> 2;
4559                               high = limit & 3;
4560
4561                               if (value < low || value > high)
4562                                 func (stream, "<illegal width %d>", base << value);
4563                               else
4564                                 func (stream, "%d", base << value);
4565                             }
4566                             break;
4567                           case 'R':
4568                             if (given & (1 << 6))
4569                               goto Q;
4570                             /* FALLTHROUGH */
4571                           case 'D':
4572                             func (stream, "d%ld", value);
4573                             break;
4574                           case 'Q':
4575                           Q:
4576                             if (value & 1)
4577                               func (stream, "<illegal reg q%ld.5>", value >> 1);
4578                             else
4579                               func (stream, "q%ld", value >> 1);
4580                             break;
4581
4582                           case '`':
4583                             c++;
4584                             if (value == 0)
4585                               func (stream, "%c", *c);
4586                             break;
4587                           case '\'':
4588                             c++;
4589                             if (value == ((1ul << width) - 1))
4590                               func (stream, "%c", *c);
4591                             break;
4592                           case '?':
4593                             func (stream, "%c", c[(1 << width) - (int) value]);
4594                             c += 1 << width;
4595                             break;
4596                           default:
4597                             abort ();
4598                           }
4599                       }
4600                       break;
4601
4602                     default:
4603                       abort ();
4604                     }
4605                 }
4606               else
4607                 func (stream, "%c", *c);
4608             }
4609
4610           if (value_in_comment > 32 || value_in_comment < -16)
4611             func (stream, "\t; 0x%lx", value_in_comment);
4612
4613           if (is_unpredictable)
4614             func (stream, UNPREDICTABLE_INSTRUCTION);
4615
4616           return TRUE;
4617         }
4618     }
4619   return FALSE;
4620 }
4621
4622 /* Return the name of a v7A special register.  */
4623
4624 static const char *
4625 banked_regname (unsigned reg)
4626 {
4627   switch (reg)
4628     {
4629       case 15: return "CPSR";
4630       case 32: return "R8_usr";
4631       case 33: return "R9_usr";
4632       case 34: return "R10_usr";
4633       case 35: return "R11_usr";
4634       case 36: return "R12_usr";
4635       case 37: return "SP_usr";
4636       case 38: return "LR_usr";
4637       case 40: return "R8_fiq";
4638       case 41: return "R9_fiq";
4639       case 42: return "R10_fiq";
4640       case 43: return "R11_fiq";
4641       case 44: return "R12_fiq";
4642       case 45: return "SP_fiq";
4643       case 46: return "LR_fiq";
4644       case 48: return "LR_irq";
4645       case 49: return "SP_irq";
4646       case 50: return "LR_svc";
4647       case 51: return "SP_svc";
4648       case 52: return "LR_abt";
4649       case 53: return "SP_abt";
4650       case 54: return "LR_und";
4651       case 55: return "SP_und";
4652       case 60: return "LR_mon";
4653       case 61: return "SP_mon";
4654       case 62: return "ELR_hyp";
4655       case 63: return "SP_hyp";
4656       case 79: return "SPSR";
4657       case 110: return "SPSR_fiq";
4658       case 112: return "SPSR_irq";
4659       case 114: return "SPSR_svc";
4660       case 116: return "SPSR_abt";
4661       case 118: return "SPSR_und";
4662       case 124: return "SPSR_mon";
4663       case 126: return "SPSR_hyp";
4664       default: return NULL;
4665     }
4666 }
4667
4668 /* Return the name of the DMB/DSB option.  */
4669 static const char *
4670 data_barrier_option (unsigned option)
4671 {
4672   switch (option & 0xf)
4673     {
4674     case 0xf: return "sy";
4675     case 0xe: return "st";
4676     case 0xd: return "ld";
4677     case 0xb: return "ish";
4678     case 0xa: return "ishst";
4679     case 0x9: return "ishld";
4680     case 0x7: return "un";
4681     case 0x6: return "unst";
4682     case 0x5: return "nshld";
4683     case 0x3: return "osh";
4684     case 0x2: return "oshst";
4685     case 0x1: return "oshld";
4686     default:  return NULL;
4687     }
4688 }
4689
4690 /* Print one ARM instruction from PC on INFO->STREAM.  */
4691
4692 static void
4693 print_insn_arm (bfd_vma pc, struct disassemble_info *info, long given)
4694 {
4695   const struct opcode32 *insn;
4696   void *stream = info->stream;
4697   fprintf_ftype func = info->fprintf_func;
4698   struct arm_private_data *private_data = info->private_data;
4699
4700   if (print_insn_coprocessor (pc, info, given, FALSE))
4701     return;
4702
4703   if (print_insn_neon (info, given, FALSE))
4704     return;
4705
4706   for (insn = arm_opcodes; insn->assembler; insn++)
4707     {
4708       if ((given & insn->mask) != insn->value)
4709         continue;
4710
4711       if (! ARM_CPU_HAS_FEATURE (insn->arch, private_data->features))
4712         continue;
4713
4714       /* Special case: an instruction with all bits set in the condition field
4715          (0xFnnn_nnnn) is only matched if all those bits are set in insn->mask,
4716          or by the catchall at the end of the table.  */
4717       if ((given & 0xF0000000) != 0xF0000000
4718           || (insn->mask & 0xF0000000) == 0xF0000000
4719           || (insn->mask == 0 && insn->value == 0))
4720         {
4721           unsigned long u_reg = 16;
4722           unsigned long U_reg = 16;
4723           bfd_boolean is_unpredictable = FALSE;
4724           signed long value_in_comment = 0;
4725           const char *c;
4726
4727           for (c = insn->assembler; *c; c++)
4728             {
4729               if (*c == '%')
4730                 {
4731                   bfd_boolean allow_unpredictable = FALSE;
4732
4733                   switch (*++c)
4734                     {
4735                     case '%':
4736                       func (stream, "%%");
4737                       break;
4738
4739                     case 'a':
4740                       value_in_comment = print_arm_address (pc, info, given);
4741                       break;
4742
4743                     case 'P':
4744                       /* Set P address bit and use normal address
4745                          printing routine.  */
4746                       value_in_comment = print_arm_address (pc, info, given | (1 << P_BIT));
4747                       break;
4748
4749                     case 'S':
4750                       allow_unpredictable = TRUE;
4751                       /* Fall through.  */
4752                     case 's':
4753                       if ((given & 0x004f0000) == 0x004f0000)
4754                         {
4755                           /* PC relative with immediate offset.  */
4756                           bfd_vma offset = ((given & 0xf00) >> 4) | (given & 0xf);
4757
4758                           if (PRE_BIT_SET)
4759                             {
4760                               /* Elide positive zero offset.  */
4761                               if (offset || NEGATIVE_BIT_SET)
4762                                 func (stream, "[pc, #%s%d]\t; ",
4763                                       NEGATIVE_BIT_SET ? "-" : "", (int) offset);
4764                               else
4765                                 func (stream, "[pc]\t; ");
4766                               if (NEGATIVE_BIT_SET)
4767                                 offset = -offset;
4768                               info->print_address_func (offset + pc + 8, info);
4769                             }
4770                           else
4771                             {
4772                               /* Always show the offset.  */
4773                               func (stream, "[pc], #%s%d",
4774                                     NEGATIVE_BIT_SET ? "-" : "", (int) offset);
4775                               if (! allow_unpredictable)
4776                                 is_unpredictable = TRUE;
4777                             }
4778                         }
4779                       else
4780                         {
4781                           int offset = ((given & 0xf00) >> 4) | (given & 0xf);
4782
4783                           func (stream, "[%s",
4784                                 arm_regnames[(given >> 16) & 0xf]);
4785
4786                           if (PRE_BIT_SET)
4787                             {
4788                               if (IMMEDIATE_BIT_SET)
4789                                 {
4790                                   /* Elide offset for non-writeback
4791                                      positive zero.  */
4792                                   if (WRITEBACK_BIT_SET || NEGATIVE_BIT_SET
4793                                       || offset)
4794                                     func (stream, ", #%s%d",
4795                                           NEGATIVE_BIT_SET ? "-" : "", offset);
4796
4797                                   if (NEGATIVE_BIT_SET)
4798                                     offset = -offset;
4799
4800                                   value_in_comment = offset;
4801                                 }
4802                               else
4803                                 {
4804                                   /* Register Offset or Register Pre-Indexed.  */
4805                                   func (stream, ", %s%s",
4806                                         NEGATIVE_BIT_SET ? "-" : "",
4807                                         arm_regnames[given & 0xf]);
4808
4809                                   /* Writing back to the register that is the source/
4810                                      destination of the load/store is unpredictable.  */
4811                                   if (! allow_unpredictable
4812                                       && WRITEBACK_BIT_SET
4813                                       && ((given & 0xf) == ((given >> 12) & 0xf)))
4814                                     is_unpredictable = TRUE;
4815                                 }
4816
4817                               func (stream, "]%s",
4818                                     WRITEBACK_BIT_SET ? "!" : "");
4819                             }
4820                           else
4821                             {
4822                               if (IMMEDIATE_BIT_SET)
4823                                 {
4824                                   /* Immediate Post-indexed.  */
4825                                   /* PR 10924: Offset must be printed, even if it is zero.  */
4826                                   func (stream, "], #%s%d",
4827                                         NEGATIVE_BIT_SET ? "-" : "", offset);
4828                                   if (NEGATIVE_BIT_SET)
4829                                     offset = -offset;
4830                                   value_in_comment = offset;
4831                                 }
4832                               else
4833                                 {
4834                                   /* Register Post-indexed.  */
4835                                   func (stream, "], %s%s",
4836                                         NEGATIVE_BIT_SET ? "-" : "",
4837                                         arm_regnames[given & 0xf]);
4838
4839                                   /* Writing back to the register that is the source/
4840                                      destination of the load/store is unpredictable.  */
4841                                   if (! allow_unpredictable
4842                                       && (given & 0xf) == ((given >> 12) & 0xf))
4843                                     is_unpredictable = TRUE;
4844                                 }
4845
4846                               if (! allow_unpredictable)
4847                                 {
4848                                   /* Writeback is automatically implied by post- addressing.
4849                                      Setting the W bit is unnecessary and ARM specify it as
4850                                      being unpredictable.  */
4851                                   if (WRITEBACK_BIT_SET
4852                                       /* Specifying the PC register as the post-indexed
4853                                          registers is also unpredictable.  */
4854                                       || (! IMMEDIATE_BIT_SET && ((given & 0xf) == 0xf)))
4855                                     is_unpredictable = TRUE;
4856                                 }
4857                             }
4858                         }
4859                       break;
4860
4861                     case 'b':
4862                       {
4863                         bfd_vma disp = (((given & 0xffffff) ^ 0x800000) - 0x800000);
4864                         info->print_address_func (disp * 4 + pc + 8, info);
4865                       }
4866                       break;
4867
4868                     case 'c':
4869                       if (((given >> 28) & 0xf) != 0xe)
4870                         func (stream, "%s",
4871                               arm_conditional [(given >> 28) & 0xf]);
4872                       break;
4873
4874                     case 'm':
4875                       {
4876                         int started = 0;
4877                         int reg;
4878
4879                         func (stream, "{");
4880                         for (reg = 0; reg < 16; reg++)
4881                           if ((given & (1 << reg)) != 0)
4882                             {
4883                               if (started)
4884                                 func (stream, ", ");
4885                               started = 1;
4886                               func (stream, "%s", arm_regnames[reg]);
4887                             }
4888                         func (stream, "}");
4889                         if (! started)
4890                           is_unpredictable = TRUE;
4891                       }
4892                       break;
4893
4894                     case 'q':
4895                       arm_decode_shift (given, func, stream, FALSE);
4896                       break;
4897
4898                     case 'o':
4899                       if ((given & 0x02000000) != 0)
4900                         {
4901                           unsigned int rotate = (given & 0xf00) >> 7;
4902                           unsigned int immed = (given & 0xff);
4903                           unsigned int a, i;
4904
4905                           a = (((immed << (32 - rotate))
4906                                 | (immed >> rotate)) & 0xffffffff);
4907                           /* If there is another encoding with smaller rotate,
4908                              the rotate should be specified directly.  */
4909                           for (i = 0; i < 32; i += 2)
4910                             if ((a << i | a >> (32 - i)) <= 0xff)
4911                               break;
4912
4913                           if (i != rotate)
4914                             func (stream, "#%d, %d", immed, rotate);
4915                           else
4916                             func (stream, "#%d", a);
4917                           value_in_comment = a;
4918                         }
4919                       else
4920                         arm_decode_shift (given, func, stream, TRUE);
4921                       break;
4922
4923                     case 'p':
4924                       if ((given & 0x0000f000) == 0x0000f000)
4925                         {
4926                           arm_feature_set arm_ext_v6 =
4927                             ARM_FEATURE_CORE_LOW (ARM_EXT_V6);
4928
4929                           /* The p-variants of tst/cmp/cmn/teq are the pre-V6
4930                              mechanism for setting PSR flag bits.  They are
4931                              obsolete in V6 onwards.  */
4932                           if (! ARM_CPU_HAS_FEATURE (private_data->features, \
4933                                                      arm_ext_v6))
4934                             func (stream, "p");
4935                           else
4936                             is_unpredictable = TRUE;
4937                         }
4938                       break;
4939
4940                     case 't':
4941                       if ((given & 0x01200000) == 0x00200000)
4942                         func (stream, "t");
4943                       break;
4944
4945                     case 'A':
4946                       {
4947                         int offset = given & 0xff;
4948
4949                         value_in_comment = offset * 4;
4950                         if (NEGATIVE_BIT_SET)
4951                           value_in_comment = - value_in_comment;
4952
4953                         func (stream, "[%s", arm_regnames [(given >> 16) & 0xf]);
4954
4955                         if (PRE_BIT_SET)
4956                           {
4957                             if (offset)
4958                               func (stream, ", #%d]%s",
4959                                     (int) value_in_comment,
4960                                     WRITEBACK_BIT_SET ? "!" : "");
4961                             else
4962                               func (stream, "]");
4963                           }
4964                         else
4965                           {
4966                             func (stream, "]");
4967
4968                             if (WRITEBACK_BIT_SET)
4969                               {
4970                                 if (offset)
4971                                   func (stream, ", #%d", (int) value_in_comment);
4972                               }
4973                             else
4974                               {
4975                                 func (stream, ", {%d}", (int) offset);
4976                                 value_in_comment = offset;
4977                               }
4978                           }
4979                       }
4980                       break;
4981
4982                     case 'B':
4983                       /* Print ARM V5 BLX(1) address: pc+25 bits.  */
4984                       {
4985                         bfd_vma address;
4986                         bfd_vma offset = 0;
4987
4988                         if (! NEGATIVE_BIT_SET)
4989                           /* Is signed, hi bits should be ones.  */
4990                           offset = (-1) ^ 0x00ffffff;
4991
4992                         /* Offset is (SignExtend(offset field)<<2).  */
4993                         offset += given & 0x00ffffff;
4994                         offset <<= 2;
4995                         address = offset + pc + 8;
4996
4997                         if (given & 0x01000000)
4998                           /* H bit allows addressing to 2-byte boundaries.  */
4999                           address += 2;
5000
5001                         info->print_address_func (address, info);
5002                       }
5003                       break;
5004
5005                     case 'C':
5006                       if ((given & 0x02000200) == 0x200)
5007                         {
5008                           const char * name;
5009                           unsigned sysm = (given & 0x004f0000) >> 16;
5010
5011                           sysm |= (given & 0x300) >> 4;
5012                           name = banked_regname (sysm);
5013
5014                           if (name != NULL)
5015                             func (stream, "%s", name);
5016                           else
5017                             func (stream, "(UNDEF: %lu)", (unsigned long) sysm);
5018                         }
5019                       else
5020                         {
5021                           func (stream, "%cPSR_",
5022                                 (given & 0x00400000) ? 'S' : 'C');
5023                           if (given & 0x80000)
5024                             func (stream, "f");
5025                           if (given & 0x40000)
5026                             func (stream, "s");
5027                           if (given & 0x20000)
5028                             func (stream, "x");
5029                           if (given & 0x10000)
5030                             func (stream, "c");
5031                         }
5032                       break;
5033
5034                     case 'U':
5035                       if ((given & 0xf0) == 0x60)
5036                         {
5037                           switch (given & 0xf)
5038                             {
5039                             case 0xf: func (stream, "sy"); break;
5040                             default:
5041                               func (stream, "#%d", (int) given & 0xf);
5042                               break;
5043                             }
5044                         }
5045                       else
5046                         {
5047                           const char * opt = data_barrier_option (given & 0xf);
5048                           if (opt != NULL)
5049                             func (stream, "%s", opt);
5050                           else
5051                               func (stream, "#%d", (int) given & 0xf);
5052                         }
5053                       break;
5054
5055                     case '0': case '1': case '2': case '3': case '4':
5056                     case '5': case '6': case '7': case '8': case '9':
5057                       {
5058                         int width;
5059                         unsigned long value;
5060
5061                         c = arm_decode_bitfield (c, given, &value, &width);
5062
5063                         switch (*c)
5064                           {
5065                           case 'R':
5066                             if (value == 15)
5067                               is_unpredictable = TRUE;
5068                             /* Fall through.  */
5069                           case 'r':
5070                           case 'T':
5071                             /* We want register + 1 when decoding T.  */
5072                             if (*c == 'T')
5073                               ++value;
5074
5075                             if (c[1] == 'u')
5076                               {
5077                                 /* Eat the 'u' character.  */
5078                                 ++ c;
5079
5080                                 if (u_reg == value)
5081                                   is_unpredictable = TRUE;
5082                                 u_reg = value;
5083                               }
5084                             if (c[1] == 'U')
5085                               {
5086                                 /* Eat the 'U' character.  */
5087                                 ++ c;
5088
5089                                 if (U_reg == value)
5090                                   is_unpredictable = TRUE;
5091                                 U_reg = value;
5092                               }
5093                             func (stream, "%s", arm_regnames[value]);
5094                             break;
5095                           case 'd':
5096                             func (stream, "%ld", value);
5097                             value_in_comment = value;
5098                             break;
5099                           case 'b':
5100                             func (stream, "%ld", value * 8);
5101                             value_in_comment = value * 8;
5102                             break;
5103                           case 'W':
5104                             func (stream, "%ld", value + 1);
5105                             value_in_comment = value + 1;
5106                             break;
5107                           case 'x':
5108                             func (stream, "0x%08lx", value);
5109
5110                             /* Some SWI instructions have special
5111                                meanings.  */
5112                             if ((given & 0x0fffffff) == 0x0FF00000)
5113                               func (stream, "\t; IMB");
5114                             else if ((given & 0x0fffffff) == 0x0FF00001)
5115                               func (stream, "\t; IMBRange");
5116                             break;
5117                           case 'X':
5118                             func (stream, "%01lx", value & 0xf);
5119                             value_in_comment = value;
5120                             break;
5121                           case '`':
5122                             c++;
5123                             if (value == 0)
5124                               func (stream, "%c", *c);
5125                             break;
5126                           case '\'':
5127                             c++;
5128                             if (value == ((1ul << width) - 1))
5129                               func (stream, "%c", *c);
5130                             break;
5131                           case '?':
5132                             func (stream, "%c", c[(1 << width) - (int) value]);
5133                             c += 1 << width;
5134                             break;
5135                           default:
5136                             abort ();
5137                           }
5138                       }
5139                       break;
5140
5141                     case 'e':
5142                       {
5143                         int imm;
5144
5145                         imm = (given & 0xf) | ((given & 0xfff00) >> 4);
5146                         func (stream, "%d", imm);
5147                         value_in_comment = imm;
5148                       }
5149                       break;
5150
5151                     case 'E':
5152                       /* LSB and WIDTH fields of BFI or BFC.  The machine-
5153                          language instruction encodes LSB and MSB.  */
5154                       {
5155                         long msb = (given & 0x001f0000) >> 16;
5156                         long lsb = (given & 0x00000f80) >> 7;
5157                         long w = msb - lsb + 1;
5158
5159                         if (w > 0)
5160                           func (stream, "#%lu, #%lu", lsb, w);
5161                         else
5162                           func (stream, "(invalid: %lu:%lu)", lsb, msb);
5163                       }
5164                       break;
5165
5166                     case 'R':
5167                       /* Get the PSR/banked register name.  */
5168                       {
5169                         const char * name;
5170                         unsigned sysm = (given & 0x004f0000) >> 16;
5171
5172                         sysm |= (given & 0x300) >> 4;
5173                         name = banked_regname (sysm);
5174
5175                         if (name != NULL)
5176                           func (stream, "%s", name);
5177                         else
5178                           func (stream, "(UNDEF: %lu)", (unsigned long) sysm);
5179                       }
5180                       break;
5181
5182                     case 'V':
5183                       /* 16-bit unsigned immediate from a MOVT or MOVW
5184                          instruction, encoded in bits 0:11 and 15:19.  */
5185                       {
5186                         long hi = (given & 0x000f0000) >> 4;
5187                         long lo = (given & 0x00000fff);
5188                         long imm16 = hi | lo;
5189
5190                         func (stream, "#%lu", imm16);
5191                         value_in_comment = imm16;
5192                       }
5193                       break;
5194
5195                     default:
5196                       abort ();
5197                     }
5198                 }
5199               else
5200                 func (stream, "%c", *c);
5201             }
5202
5203           if (value_in_comment > 32 || value_in_comment < -16)
5204             func (stream, "\t; 0x%lx", (value_in_comment & 0xffffffffUL));
5205
5206           if (is_unpredictable)
5207             func (stream, UNPREDICTABLE_INSTRUCTION);
5208
5209           return;
5210         }
5211     }
5212   func (stream, UNKNOWN_INSTRUCTION_32BIT, (unsigned)given);
5213   return;
5214 }
5215
5216 /* Print one 16-bit Thumb instruction from PC on INFO->STREAM.  */
5217
5218 static void
5219 print_insn_thumb16 (bfd_vma pc, struct disassemble_info *info, long given)
5220 {
5221   const struct opcode16 *insn;
5222   void *stream = info->stream;
5223   fprintf_ftype func = info->fprintf_func;
5224
5225   for (insn = thumb_opcodes; insn->assembler; insn++)
5226     if ((given & insn->mask) == insn->value)
5227       {
5228         signed long value_in_comment = 0;
5229         const char *c = insn->assembler;
5230
5231         for (; *c; c++)
5232           {
5233             int domaskpc = 0;
5234             int domasklr = 0;
5235
5236             if (*c != '%')
5237               {
5238                 func (stream, "%c", *c);
5239                 continue;
5240               }
5241
5242             switch (*++c)
5243               {
5244               case '%':
5245                 func (stream, "%%");
5246                 break;
5247
5248               case 'c':
5249                 if (ifthen_state)
5250                   func (stream, "%s", arm_conditional[IFTHEN_COND]);
5251                 break;
5252
5253               case 'C':
5254                 if (ifthen_state)
5255                   func (stream, "%s", arm_conditional[IFTHEN_COND]);
5256                 else
5257                   func (stream, "s");
5258                 break;
5259
5260               case 'I':
5261                 {
5262                   unsigned int tmp;
5263
5264                   ifthen_next_state = given & 0xff;
5265                   for (tmp = given << 1; tmp & 0xf; tmp <<= 1)
5266                     func (stream, ((given ^ tmp) & 0x10) ? "e" : "t");
5267                   func (stream, "\t%s", arm_conditional[(given >> 4) & 0xf]);
5268                 }
5269                 break;
5270
5271               case 'x':
5272                 if (ifthen_next_state)
5273                   func (stream, "\t; unpredictable branch in IT block\n");
5274                 break;
5275
5276               case 'X':
5277                 if (ifthen_state)
5278                   func (stream, "\t; unpredictable <IT:%s>",
5279                         arm_conditional[IFTHEN_COND]);
5280                 break;
5281
5282               case 'S':
5283                 {
5284                   long reg;
5285
5286                   reg = (given >> 3) & 0x7;
5287                   if (given & (1 << 6))
5288                     reg += 8;
5289
5290                   func (stream, "%s", arm_regnames[reg]);
5291                 }
5292                 break;
5293
5294               case 'D':
5295                 {
5296                   long reg;
5297
5298                   reg = given & 0x7;
5299                   if (given & (1 << 7))
5300                     reg += 8;
5301
5302                   func (stream, "%s", arm_regnames[reg]);
5303                 }
5304                 break;
5305
5306               case 'N':
5307                 if (given & (1 << 8))
5308                   domasklr = 1;
5309                 /* Fall through.  */
5310               case 'O':
5311                 if (*c == 'O' && (given & (1 << 8)))
5312                   domaskpc = 1;
5313                 /* Fall through.  */
5314               case 'M':
5315                 {
5316                   int started = 0;
5317                   int reg;
5318
5319                   func (stream, "{");
5320
5321                   /* It would be nice if we could spot
5322                      ranges, and generate the rS-rE format: */
5323                   for (reg = 0; (reg < 8); reg++)
5324                     if ((given & (1 << reg)) != 0)
5325                       {
5326                         if (started)
5327                           func (stream, ", ");
5328                         started = 1;
5329                         func (stream, "%s", arm_regnames[reg]);
5330                       }
5331
5332                   if (domasklr)
5333                     {
5334                       if (started)
5335                         func (stream, ", ");
5336                       started = 1;
5337                       func (stream, "%s", arm_regnames[14] /* "lr" */);
5338                     }
5339
5340                   if (domaskpc)
5341                     {
5342                       if (started)
5343                         func (stream, ", ");
5344                       func (stream, "%s", arm_regnames[15] /* "pc" */);
5345                     }
5346
5347                   func (stream, "}");
5348                 }
5349                 break;
5350
5351               case 'W':
5352                 /* Print writeback indicator for a LDMIA.  We are doing a
5353                    writeback if the base register is not in the register
5354                    mask.  */
5355                 if ((given & (1 << ((given & 0x0700) >> 8))) == 0)
5356                   func (stream, "!");
5357                 break;
5358
5359               case 'b':
5360                 /* Print ARM V6T2 CZB address: pc+4+6 bits.  */
5361                 {
5362                   bfd_vma address = (pc + 4
5363                                      + ((given & 0x00f8) >> 2)
5364                                      + ((given & 0x0200) >> 3));
5365                   info->print_address_func (address, info);
5366                 }
5367                 break;
5368
5369               case 's':
5370                 /* Right shift immediate -- bits 6..10; 1-31 print
5371                    as themselves, 0 prints as 32.  */
5372                 {
5373                   long imm = (given & 0x07c0) >> 6;
5374                   if (imm == 0)
5375                     imm = 32;
5376                   func (stream, "#%ld", imm);
5377                 }
5378                 break;
5379
5380               case '0': case '1': case '2': case '3': case '4':
5381               case '5': case '6': case '7': case '8': case '9':
5382                 {
5383                   int bitstart = *c++ - '0';
5384                   int bitend = 0;
5385
5386                   while (*c >= '0' && *c <= '9')
5387                     bitstart = (bitstart * 10) + *c++ - '0';
5388
5389                   switch (*c)
5390                     {
5391                     case '-':
5392                       {
5393                         bfd_vma reg;
5394
5395                         c++;
5396                         while (*c >= '0' && *c <= '9')
5397                           bitend = (bitend * 10) + *c++ - '0';
5398                         if (!bitend)
5399                           abort ();
5400                         reg = given >> bitstart;
5401                         reg &= (2 << (bitend - bitstart)) - 1;
5402
5403                         switch (*c)
5404                           {
5405                           case 'r':
5406                             func (stream, "%s", arm_regnames[reg]);
5407                             break;
5408
5409                           case 'd':
5410                             func (stream, "%ld", (long) reg);
5411                             value_in_comment = reg;
5412                             break;
5413
5414                           case 'H':
5415                             func (stream, "%ld", (long) (reg << 1));
5416                             value_in_comment = reg << 1;
5417                             break;
5418
5419                           case 'W':
5420                             func (stream, "%ld", (long) (reg << 2));
5421                             value_in_comment = reg << 2;
5422                             break;
5423
5424                           case 'a':
5425                             /* PC-relative address -- the bottom two
5426                                bits of the address are dropped
5427                                before the calculation.  */
5428                             info->print_address_func
5429                               (((pc + 4) & ~3) + (reg << 2), info);
5430                             value_in_comment = 0;
5431                             break;
5432
5433                           case 'x':
5434                             func (stream, "0x%04lx", (long) reg);
5435                             break;
5436
5437                           case 'B':
5438                             reg = ((reg ^ (1 << bitend)) - (1 << bitend));
5439                             info->print_address_func (reg * 2 + pc + 4, info);
5440                             value_in_comment = 0;
5441                             break;
5442
5443                           case 'c':
5444                             func (stream, "%s", arm_conditional [reg]);
5445                             break;
5446
5447                           default:
5448                             abort ();
5449                           }
5450                       }
5451                       break;
5452
5453                     case '\'':
5454                       c++;
5455                       if ((given & (1 << bitstart)) != 0)
5456                         func (stream, "%c", *c);
5457                       break;
5458
5459                     case '?':
5460                       ++c;
5461                       if ((given & (1 << bitstart)) != 0)
5462                         func (stream, "%c", *c++);
5463                       else
5464                         func (stream, "%c", *++c);
5465                       break;
5466
5467                     default:
5468                       abort ();
5469                     }
5470                 }
5471                 break;
5472
5473               default:
5474                 abort ();
5475               }
5476           }
5477
5478         if (value_in_comment > 32 || value_in_comment < -16)
5479           func (stream, "\t; 0x%lx", value_in_comment);
5480         return;
5481       }
5482
5483   /* No match.  */
5484   func (stream, UNKNOWN_INSTRUCTION_16BIT, (unsigned)given);
5485   return;
5486 }
5487
5488 /* Return the name of an V7M special register.  */
5489
5490 static const char *
5491 psr_name (int regno)
5492 {
5493   switch (regno)
5494     {
5495     case 0x0: return "APSR";
5496     case 0x1: return "IAPSR";
5497     case 0x2: return "EAPSR";
5498     case 0x3: return "PSR";
5499     case 0x5: return "IPSR";
5500     case 0x6: return "EPSR";
5501     case 0x7: return "IEPSR";
5502     case 0x8: return "MSP";
5503     case 0x9: return "PSP";
5504     case 0xa: return "MSPLIM";
5505     case 0xb: return "PSPLIM";
5506     case 0x10: return "PRIMASK";
5507     case 0x11: return "BASEPRI";
5508     case 0x12: return "BASEPRI_MAX";
5509     case 0x13: return "FAULTMASK";
5510     case 0x14: return "CONTROL";
5511     case 0x88: return "MSP_NS";
5512     case 0x89: return "PSP_NS";
5513     case 0x8a: return "MSPLIM_NS";
5514     case 0x8b: return "PSPLIM_NS";
5515     case 0x90: return "PRIMASK_NS";
5516     case 0x91: return "BASEPRI_NS";
5517     case 0x93: return "FAULTMASK_NS";
5518     case 0x94: return "CONTROL_NS";
5519     case 0x98: return "SP_NS";
5520     default: return "<unknown>";
5521     }
5522 }
5523
5524 /* Print one 32-bit Thumb instruction from PC on INFO->STREAM.  */
5525
5526 static void
5527 print_insn_thumb32 (bfd_vma pc, struct disassemble_info *info, long given)
5528 {
5529   const struct opcode32 *insn;
5530   void *stream = info->stream;
5531   fprintf_ftype func = info->fprintf_func;
5532
5533   if (print_insn_coprocessor (pc, info, given, TRUE))
5534     return;
5535
5536   if (print_insn_neon (info, given, TRUE))
5537     return;
5538
5539   for (insn = thumb32_opcodes; insn->assembler; insn++)
5540     if ((given & insn->mask) == insn->value)
5541       {
5542         bfd_boolean is_unpredictable = FALSE;
5543         signed long value_in_comment = 0;
5544         const char *c = insn->assembler;
5545
5546         for (; *c; c++)
5547           {
5548             if (*c != '%')
5549               {
5550                 func (stream, "%c", *c);
5551                 continue;
5552               }
5553
5554             switch (*++c)
5555               {
5556               case '%':
5557                 func (stream, "%%");
5558                 break;
5559
5560               case 'c':
5561                 if (ifthen_state)
5562                   func (stream, "%s", arm_conditional[IFTHEN_COND]);
5563                 break;
5564
5565               case 'x':
5566                 if (ifthen_next_state)
5567                   func (stream, "\t; unpredictable branch in IT block\n");
5568                 break;
5569
5570               case 'X':
5571                 if (ifthen_state)
5572                   func (stream, "\t; unpredictable <IT:%s>",
5573                         arm_conditional[IFTHEN_COND]);
5574                 break;
5575
5576               case 'I':
5577                 {
5578                   unsigned int imm12 = 0;
5579
5580                   imm12 |= (given & 0x000000ffu);
5581                   imm12 |= (given & 0x00007000u) >> 4;
5582                   imm12 |= (given & 0x04000000u) >> 15;
5583                   func (stream, "#%u", imm12);
5584                   value_in_comment = imm12;
5585                 }
5586                 break;
5587
5588               case 'M':
5589                 {
5590                   unsigned int bits = 0, imm, imm8, mod;
5591
5592                   bits |= (given & 0x000000ffu);
5593                   bits |= (given & 0x00007000u) >> 4;
5594                   bits |= (given & 0x04000000u) >> 15;
5595                   imm8 = (bits & 0x0ff);
5596                   mod = (bits & 0xf00) >> 8;
5597                   switch (mod)
5598                     {
5599                     case 0: imm = imm8; break;
5600                     case 1: imm = ((imm8 << 16) | imm8); break;
5601                     case 2: imm = ((imm8 << 24) | (imm8 << 8)); break;
5602                     case 3: imm = ((imm8 << 24) | (imm8 << 16) | (imm8 << 8) | imm8); break;
5603                     default:
5604                       mod  = (bits & 0xf80) >> 7;
5605                       imm8 = (bits & 0x07f) | 0x80;
5606                       imm  = (((imm8 << (32 - mod)) | (imm8 >> mod)) & 0xffffffff);
5607                     }
5608                   func (stream, "#%u", imm);
5609                   value_in_comment = imm;
5610                 }
5611                 break;
5612
5613               case 'J':
5614                 {
5615                   unsigned int imm = 0;
5616
5617                   imm |= (given & 0x000000ffu);
5618                   imm |= (given & 0x00007000u) >> 4;
5619                   imm |= (given & 0x04000000u) >> 15;
5620                   imm |= (given & 0x000f0000u) >> 4;
5621                   func (stream, "#%u", imm);
5622                   value_in_comment = imm;
5623                 }
5624                 break;
5625
5626               case 'K':
5627                 {
5628                   unsigned int imm = 0;
5629
5630                   imm |= (given & 0x000f0000u) >> 16;
5631                   imm |= (given & 0x00000ff0u) >> 0;
5632                   imm |= (given & 0x0000000fu) << 12;
5633                   func (stream, "#%u", imm);
5634                   value_in_comment = imm;
5635                 }
5636                 break;
5637
5638               case 'H':
5639                 {
5640                   unsigned int imm = 0;
5641
5642                   imm |= (given & 0x000f0000u) >> 4;
5643                   imm |= (given & 0x00000fffu) >> 0;
5644                   func (stream, "#%u", imm);
5645                   value_in_comment = imm;
5646                 }
5647                 break;
5648
5649               case 'V':
5650                 {
5651                   unsigned int imm = 0;
5652
5653                   imm |= (given & 0x00000fffu);
5654                   imm |= (given & 0x000f0000u) >> 4;
5655                   func (stream, "#%u", imm);
5656                   value_in_comment = imm;
5657                 }
5658                 break;
5659
5660               case 'S':
5661                 {
5662                   unsigned int reg = (given & 0x0000000fu);
5663                   unsigned int stp = (given & 0x00000030u) >> 4;
5664                   unsigned int imm = 0;
5665                   imm |= (given & 0x000000c0u) >> 6;
5666                   imm |= (given & 0x00007000u) >> 10;
5667
5668                   func (stream, "%s", arm_regnames[reg]);
5669                   switch (stp)
5670                     {
5671                     case 0:
5672                       if (imm > 0)
5673                         func (stream, ", lsl #%u", imm);
5674                       break;
5675
5676                     case 1:
5677                       if (imm == 0)
5678                         imm = 32;
5679                       func (stream, ", lsr #%u", imm);
5680                       break;
5681
5682                     case 2:
5683                       if (imm == 0)
5684                         imm = 32;
5685                       func (stream, ", asr #%u", imm);
5686                       break;
5687
5688                     case 3:
5689                       if (imm == 0)
5690                         func (stream, ", rrx");
5691                       else
5692                         func (stream, ", ror #%u", imm);
5693                     }
5694                 }
5695                 break;
5696
5697               case 'a':
5698                 {
5699                   unsigned int Rn  = (given & 0x000f0000) >> 16;
5700                   unsigned int U   = ! NEGATIVE_BIT_SET;
5701                   unsigned int op  = (given & 0x00000f00) >> 8;
5702                   unsigned int i12 = (given & 0x00000fff);
5703                   unsigned int i8  = (given & 0x000000ff);
5704                   bfd_boolean writeback = FALSE, postind = FALSE;
5705                   bfd_vma offset = 0;
5706
5707                   func (stream, "[%s", arm_regnames[Rn]);
5708                   if (U) /* 12-bit positive immediate offset.  */
5709                     {
5710                       offset = i12;
5711                       if (Rn != 15)
5712                         value_in_comment = offset;
5713                     }
5714                   else if (Rn == 15) /* 12-bit negative immediate offset.  */
5715                     offset = - (int) i12;
5716                   else if (op == 0x0) /* Shifted register offset.  */
5717                     {
5718                       unsigned int Rm = (i8 & 0x0f);
5719                       unsigned int sh = (i8 & 0x30) >> 4;
5720
5721                       func (stream, ", %s", arm_regnames[Rm]);
5722                       if (sh)
5723                         func (stream, ", lsl #%u", sh);
5724                       func (stream, "]");
5725                       break;
5726                     }
5727                   else switch (op)
5728                     {
5729                     case 0xE:  /* 8-bit positive immediate offset.  */
5730                       offset = i8;
5731                       break;
5732
5733                     case 0xC:  /* 8-bit negative immediate offset.  */
5734                       offset = -i8;
5735                       break;
5736
5737                     case 0xF:  /* 8-bit + preindex with wb.  */
5738                       offset = i8;
5739                       writeback = TRUE;
5740                       break;
5741
5742                     case 0xD:  /* 8-bit - preindex with wb.  */
5743                       offset = -i8;
5744                       writeback = TRUE;
5745                       break;
5746
5747                     case 0xB:  /* 8-bit + postindex.  */
5748                       offset = i8;
5749                       postind = TRUE;
5750                       break;
5751
5752                     case 0x9:  /* 8-bit - postindex.  */
5753                       offset = -i8;
5754                       postind = TRUE;
5755                       break;
5756
5757                     default:
5758                       func (stream, ", <undefined>]");
5759                       goto skip;
5760                     }
5761
5762                   if (postind)
5763                     func (stream, "], #%d", (int) offset);
5764                   else
5765                     {
5766                       if (offset)
5767                         func (stream, ", #%d", (int) offset);
5768                       func (stream, writeback ? "]!" : "]");
5769                     }
5770
5771                   if (Rn == 15)
5772                     {
5773                       func (stream, "\t; ");
5774                       info->print_address_func (((pc + 4) & ~3) + offset, info);
5775                     }
5776                 }
5777               skip:
5778                 break;
5779
5780               case 'A':
5781                 {
5782                   unsigned int U   = ! NEGATIVE_BIT_SET;
5783                   unsigned int W   = WRITEBACK_BIT_SET;
5784                   unsigned int Rn  = (given & 0x000f0000) >> 16;
5785                   unsigned int off = (given & 0x000000ff);
5786
5787                   func (stream, "[%s", arm_regnames[Rn]);
5788
5789                   if (PRE_BIT_SET)
5790                     {
5791                       if (off || !U)
5792                         {
5793                           func (stream, ", #%c%u", U ? '+' : '-', off * 4);
5794                           value_in_comment = off * 4 * (U ? 1 : -1);
5795                         }
5796                       func (stream, "]");
5797                       if (W)
5798                         func (stream, "!");
5799                     }
5800                   else
5801                     {
5802                       func (stream, "], ");
5803                       if (W)
5804                         {
5805                           func (stream, "#%c%u", U ? '+' : '-', off * 4);
5806                           value_in_comment = off * 4 * (U ? 1 : -1);
5807                         }
5808                       else
5809                         {
5810                           func (stream, "{%u}", off);
5811                           value_in_comment = off;
5812                         }
5813                     }
5814                 }
5815                 break;
5816
5817               case 'w':
5818                 {
5819                   unsigned int Sbit = (given & 0x01000000) >> 24;
5820                   unsigned int type = (given & 0x00600000) >> 21;
5821
5822                   switch (type)
5823                     {
5824                     case 0: func (stream, Sbit ? "sb" : "b"); break;
5825                     case 1: func (stream, Sbit ? "sh" : "h"); break;
5826                     case 2:
5827                       if (Sbit)
5828                         func (stream, "??");
5829                       break;
5830                     case 3:
5831                       func (stream, "??");
5832                       break;
5833                     }
5834                 }
5835                 break;
5836
5837               case 'm':
5838                 {
5839                   int started = 0;
5840                   int reg;
5841
5842                   func (stream, "{");
5843                   for (reg = 0; reg < 16; reg++)
5844                     if ((given & (1 << reg)) != 0)
5845                       {
5846                         if (started)
5847                           func (stream, ", ");
5848                         started = 1;
5849                         func (stream, "%s", arm_regnames[reg]);
5850                       }
5851                   func (stream, "}");
5852                 }
5853                 break;
5854
5855               case 'E':
5856                 {
5857                   unsigned int msb = (given & 0x0000001f);
5858                   unsigned int lsb = 0;
5859
5860                   lsb |= (given & 0x000000c0u) >> 6;
5861                   lsb |= (given & 0x00007000u) >> 10;
5862                   func (stream, "#%u, #%u", lsb, msb - lsb + 1);
5863                 }
5864                 break;
5865
5866               case 'F':
5867                 {
5868                   unsigned int width = (given & 0x0000001f) + 1;
5869                   unsigned int lsb = 0;
5870
5871                   lsb |= (given & 0x000000c0u) >> 6;
5872                   lsb |= (given & 0x00007000u) >> 10;
5873                   func (stream, "#%u, #%u", lsb, width);
5874                 }
5875                 break;
5876
5877               case 'G':
5878                 {
5879                   unsigned int boff = (((given & 0x07800000) >> 23) << 1);
5880                   func (stream, "%x", boff);
5881                 }
5882                 break;
5883
5884               case 'W':
5885                 {
5886                   unsigned int immA = (given & 0x001f0000u) >> 16;
5887                   unsigned int immB = (given & 0x000007feu) >> 1;
5888                   unsigned int immC = (given & 0x00000800u) >> 11;
5889                   bfd_vma offset = 0;
5890
5891                   offset |= immA << 12;
5892                   offset |= immB << 2;
5893                   offset |= immC << 1;
5894                   /* Sign extend.  */
5895                   offset = (offset & 0x10000) ? offset - (1 << 17) : offset;
5896
5897                   info->print_address_func (pc + 4 + offset, info);
5898                 }
5899                 break;
5900
5901               case 'b':
5902                 {
5903                   unsigned int S = (given & 0x04000000u) >> 26;
5904                   unsigned int J1 = (given & 0x00002000u) >> 13;
5905                   unsigned int J2 = (given & 0x00000800u) >> 11;
5906                   bfd_vma offset = 0;
5907
5908                   offset |= !S << 20;
5909                   offset |= J2 << 19;
5910                   offset |= J1 << 18;
5911                   offset |= (given & 0x003f0000) >> 4;
5912                   offset |= (given & 0x000007ff) << 1;
5913                   offset -= (1 << 20);
5914
5915                   info->print_address_func (pc + 4 + offset, info);
5916                 }
5917                 break;
5918
5919               case 'B':
5920                 {
5921                   unsigned int S = (given & 0x04000000u) >> 26;
5922                   unsigned int I1 = (given & 0x00002000u) >> 13;
5923                   unsigned int I2 = (given & 0x00000800u) >> 11;
5924                   bfd_vma offset = 0;
5925
5926                   offset |= !S << 24;
5927                   offset |= !(I1 ^ S) << 23;
5928                   offset |= !(I2 ^ S) << 22;
5929                   offset |= (given & 0x03ff0000u) >> 4;
5930                   offset |= (given & 0x000007ffu) << 1;
5931                   offset -= (1 << 24);
5932                   offset += pc + 4;
5933
5934                   /* BLX target addresses are always word aligned.  */
5935                   if ((given & 0x00001000u) == 0)
5936                       offset &= ~2u;
5937
5938                   info->print_address_func (offset, info);
5939                 }
5940                 break;
5941
5942               case 's':
5943                 {
5944                   unsigned int shift = 0;
5945
5946                   shift |= (given & 0x000000c0u) >> 6;
5947                   shift |= (given & 0x00007000u) >> 10;
5948                   if (WRITEBACK_BIT_SET)
5949                     func (stream, ", asr #%u", shift);
5950                   else if (shift)
5951                     func (stream, ", lsl #%u", shift);
5952                   /* else print nothing - lsl #0 */
5953                 }
5954                 break;
5955
5956               case 'R':
5957                 {
5958                   unsigned int rot = (given & 0x00000030) >> 4;
5959
5960                   if (rot)
5961                     func (stream, ", ror #%u", rot * 8);
5962                 }
5963                 break;
5964
5965               case 'U':
5966                 if ((given & 0xf0) == 0x60)
5967                   {
5968                     switch (given & 0xf)
5969                       {
5970                         case 0xf: func (stream, "sy"); break;
5971                         default:
5972                           func (stream, "#%d", (int) given & 0xf);
5973                               break;
5974                       }
5975                   }
5976                 else
5977                   {
5978                     const char * opt = data_barrier_option (given & 0xf);
5979                     if (opt != NULL)
5980                       func (stream, "%s", opt);
5981                     else
5982                       func (stream, "#%d", (int) given & 0xf);
5983                    }
5984                 break;
5985
5986               case 'C':
5987                 if ((given & 0xff) == 0)
5988                   {
5989                     func (stream, "%cPSR_", (given & 0x100000) ? 'S' : 'C');
5990                     if (given & 0x800)
5991                       func (stream, "f");
5992                     if (given & 0x400)
5993                       func (stream, "s");
5994                     if (given & 0x200)
5995                       func (stream, "x");
5996                     if (given & 0x100)
5997                       func (stream, "c");
5998                   }
5999                 else if ((given & 0x20) == 0x20)
6000                   {
6001                     char const* name;
6002                     unsigned sysm = (given & 0xf00) >> 8;
6003
6004                     sysm |= (given & 0x30);
6005                     sysm |= (given & 0x00100000) >> 14;
6006                     name = banked_regname (sysm);
6007
6008                     if (name != NULL)
6009                       func (stream, "%s", name);
6010                     else
6011                       func (stream, "(UNDEF: %lu)", (unsigned long) sysm);
6012                   }
6013                 else
6014                   {
6015                     func (stream, "%s", psr_name (given & 0xff));
6016                   }
6017                 break;
6018
6019               case 'D':
6020                 if (((given & 0xff) == 0)
6021                     || ((given & 0x20) == 0x20))
6022                   {
6023                     char const* name;
6024                     unsigned sm = (given & 0xf0000) >> 16;
6025
6026                     sm |= (given & 0x30);
6027                     sm |= (given & 0x00100000) >> 14;
6028                     name = banked_regname (sm);
6029
6030                     if (name != NULL)
6031                       func (stream, "%s", name);
6032                     else
6033                       func (stream, "(UNDEF: %lu)", (unsigned long) sm);
6034                   }
6035                 else
6036                   func (stream, "%s", psr_name (given & 0xff));
6037                 break;
6038
6039               case '0': case '1': case '2': case '3': case '4':
6040               case '5': case '6': case '7': case '8': case '9':
6041                 {
6042                   int width;
6043                   unsigned long val;
6044
6045                   c = arm_decode_bitfield (c, given, &val, &width);
6046
6047                   switch (*c)
6048                     {
6049                     case 'd':
6050                       func (stream, "%lu", val);
6051                       value_in_comment = val;
6052                       break;
6053
6054                     case 'D':
6055                       func (stream, "%lu", val + 1);
6056                       value_in_comment = val + 1;
6057                       break;
6058
6059                     case 'W':
6060                       func (stream, "%lu", val * 4);
6061                       value_in_comment = val * 4;
6062                       break;
6063
6064                     case 'S':
6065                       if (val == 13)
6066                         is_unpredictable = TRUE;
6067                       /* Fall through.  */
6068                     case 'R':
6069                       if (val == 15)
6070                         is_unpredictable = TRUE;
6071                       /* Fall through.  */
6072                     case 'r':
6073                       func (stream, "%s", arm_regnames[val]);
6074                       break;
6075
6076                     case 'c':
6077                       func (stream, "%s", arm_conditional[val]);
6078                       break;
6079
6080                     case '\'':
6081                       c++;
6082                       if (val == ((1ul << width) - 1))
6083                         func (stream, "%c", *c);
6084                       break;
6085
6086                     case '`':
6087                       c++;
6088                       if (val == 0)
6089                         func (stream, "%c", *c);
6090                       break;
6091
6092                     case '?':
6093                       func (stream, "%c", c[(1 << width) - (int) val]);
6094                       c += 1 << width;
6095                       break;
6096
6097                     case 'x':
6098                       func (stream, "0x%lx", val & 0xffffffffUL);
6099                       break;
6100
6101                     default:
6102                       abort ();
6103                     }
6104                 }
6105                 break;
6106
6107               case 'L':
6108                 /* PR binutils/12534
6109                    If we have a PC relative offset in an LDRD or STRD
6110                    instructions then display the decoded address.  */
6111                 if (((given >> 16) & 0xf) == 0xf)
6112                   {
6113                     bfd_vma offset = (given & 0xff) * 4;
6114
6115                     if ((given & (1 << 23)) == 0)
6116                       offset = - offset;
6117                     func (stream, "\t; ");
6118                     info->print_address_func ((pc & ~3) + 4 + offset, info);
6119                   }
6120                 break;
6121
6122               default:
6123                 abort ();
6124               }
6125           }
6126
6127         if (value_in_comment > 32 || value_in_comment < -16)
6128           func (stream, "\t; 0x%lx", value_in_comment);
6129
6130         if (is_unpredictable)
6131           func (stream, UNPREDICTABLE_INSTRUCTION);
6132
6133         return;
6134       }
6135
6136   /* No match.  */
6137   func (stream, UNKNOWN_INSTRUCTION_32BIT, (unsigned)given);
6138   return;
6139 }
6140
6141 /* Print data bytes on INFO->STREAM.  */
6142
6143 static void
6144 print_insn_data (bfd_vma pc ATTRIBUTE_UNUSED,
6145                  struct disassemble_info *info,
6146                  long given)
6147 {
6148   switch (info->bytes_per_chunk)
6149     {
6150     case 1:
6151       info->fprintf_func (info->stream, ".byte\t0x%02lx", given);
6152       break;
6153     case 2:
6154       info->fprintf_func (info->stream, ".short\t0x%04lx", given);
6155       break;
6156     case 4:
6157       info->fprintf_func (info->stream, ".word\t0x%08lx", given);
6158       break;
6159     default:
6160       abort ();
6161     }
6162 }
6163
6164 /* Disallow mapping symbols ($a, $b, $d, $t etc) from
6165    being displayed in symbol relative addresses.
6166
6167    Also disallow private symbol, with __tagsym$$ prefix,
6168    from ARM RVCT toolchain being displayed.  */
6169
6170 bfd_boolean
6171 arm_symbol_is_valid (asymbol * sym,
6172                      struct disassemble_info * info ATTRIBUTE_UNUSED)
6173 {
6174   const char * name;
6175
6176   if (sym == NULL)
6177     return FALSE;
6178
6179   name = bfd_asymbol_name (sym);
6180
6181   return (name && *name != '$' && strncmp (name, "__tagsym$$", 10));
6182 }
6183
6184 /* Parse the string of disassembler options.  */
6185
6186 static void
6187 parse_arm_disassembler_options (const char *options)
6188 {
6189   const char *opt;
6190
6191   FOR_EACH_DISASSEMBLER_OPTION (opt, options)
6192     {
6193       if (CONST_STRNEQ (opt, "reg-names-"))
6194         {
6195           unsigned int i;
6196           for (i = 0; i < NUM_ARM_OPTIONS; i++)
6197             if (disassembler_options_cmp (opt, regnames[i].name) == 0)
6198               {
6199                 regname_selected = i;
6200                 break;
6201               }
6202
6203           if (i >= NUM_ARM_OPTIONS)
6204             /* xgettext: c-format */
6205             opcodes_error_handler (_("unrecognised register name set: %s"),
6206                                    opt);
6207         }
6208       else if (CONST_STRNEQ (opt, "force-thumb"))
6209         force_thumb = 1;
6210       else if (CONST_STRNEQ (opt, "no-force-thumb"))
6211         force_thumb = 0;
6212       else
6213         /* xgettext: c-format */
6214         opcodes_error_handler (_("unrecognised disassembler option: %s"), opt);
6215     }
6216
6217   return;
6218 }
6219
6220 static bfd_boolean
6221 mapping_symbol_for_insn (bfd_vma pc, struct disassemble_info *info,
6222                          enum map_type *map_symbol);
6223
6224 /* Search back through the insn stream to determine if this instruction is
6225    conditionally executed.  */
6226
6227 static void
6228 find_ifthen_state (bfd_vma pc,
6229                    struct disassemble_info *info,
6230                    bfd_boolean little)
6231 {
6232   unsigned char b[2];
6233   unsigned int insn;
6234   int status;
6235   /* COUNT is twice the number of instructions seen.  It will be odd if we
6236      just crossed an instruction boundary.  */
6237   int count;
6238   int it_count;
6239   unsigned int seen_it;
6240   bfd_vma addr;
6241
6242   ifthen_address = pc;
6243   ifthen_state = 0;
6244
6245   addr = pc;
6246   count = 1;
6247   it_count = 0;
6248   seen_it = 0;
6249   /* Scan backwards looking for IT instructions, keeping track of where
6250      instruction boundaries are.  We don't know if something is actually an
6251      IT instruction until we find a definite instruction boundary.  */
6252   for (;;)
6253     {
6254       if (addr == 0 || info->symbol_at_address_func (addr, info))
6255         {
6256           /* A symbol must be on an instruction boundary, and will not
6257              be within an IT block.  */
6258           if (seen_it && (count & 1))
6259             break;
6260
6261           return;
6262         }
6263       addr -= 2;
6264       status = info->read_memory_func (addr, (bfd_byte *) b, 2, info);
6265       if (status)
6266         return;
6267
6268       if (little)
6269         insn = (b[0]) | (b[1] << 8);
6270       else
6271         insn = (b[1]) | (b[0] << 8);
6272       if (seen_it)
6273         {
6274           if ((insn & 0xf800) < 0xe800)
6275             {
6276               /* Addr + 2 is an instruction boundary.  See if this matches
6277                  the expected boundary based on the position of the last
6278                  IT candidate.  */
6279               if (count & 1)
6280                 break;
6281               seen_it = 0;
6282             }
6283         }
6284       if ((insn & 0xff00) == 0xbf00 && (insn & 0xf) != 0)
6285         {
6286           enum map_type type = MAP_ARM;
6287           bfd_boolean found = mapping_symbol_for_insn (addr, info, &type);
6288
6289           if (!found || (found && type == MAP_THUMB))
6290             {
6291               /* This could be an IT instruction.  */
6292               seen_it = insn;
6293               it_count = count >> 1;
6294             }
6295         }
6296       if ((insn & 0xf800) >= 0xe800)
6297         count++;
6298       else
6299         count = (count + 2) | 1;
6300       /* IT blocks contain at most 4 instructions.  */
6301       if (count >= 8 && !seen_it)
6302         return;
6303     }
6304   /* We found an IT instruction.  */
6305   ifthen_state = (seen_it & 0xe0) | ((seen_it << it_count) & 0x1f);
6306   if ((ifthen_state & 0xf) == 0)
6307     ifthen_state = 0;
6308 }
6309
6310 /* Returns nonzero and sets *MAP_TYPE if the N'th symbol is a
6311    mapping symbol.  */
6312
6313 static int
6314 is_mapping_symbol (struct disassemble_info *info, int n,
6315                    enum map_type *map_type)
6316 {
6317   const char *name;
6318
6319   name = bfd_asymbol_name (info->symtab[n]);
6320   if (name[0] == '$' && (name[1] == 'a' || name[1] == 't' || name[1] == 'd')
6321       && (name[2] == 0 || name[2] == '.'))
6322     {
6323       *map_type = ((name[1] == 'a') ? MAP_ARM
6324                    : (name[1] == 't') ? MAP_THUMB
6325                    : MAP_DATA);
6326       return TRUE;
6327     }
6328
6329   return FALSE;
6330 }
6331
6332 /* Try to infer the code type (ARM or Thumb) from a mapping symbol.
6333    Returns nonzero if *MAP_TYPE was set.  */
6334
6335 static int
6336 get_map_sym_type (struct disassemble_info *info,
6337                   int n,
6338                   enum map_type *map_type)
6339 {
6340   /* If the symbol is in a different section, ignore it.  */
6341   if (info->section != NULL && info->section != info->symtab[n]->section)
6342     return FALSE;
6343
6344   return is_mapping_symbol (info, n, map_type);
6345 }
6346
6347 /* Try to infer the code type (ARM or Thumb) from a non-mapping symbol.
6348    Returns nonzero if *MAP_TYPE was set.  */
6349
6350 static int
6351 get_sym_code_type (struct disassemble_info *info,
6352                    int n,
6353                    enum map_type *map_type)
6354 {
6355   elf_symbol_type *es;
6356   unsigned int type;
6357
6358   /* If the symbol is in a different section, ignore it.  */
6359   if (info->section != NULL && info->section != info->symtab[n]->section)
6360     return FALSE;
6361
6362   es = *(elf_symbol_type **)(info->symtab + n);
6363   type = ELF_ST_TYPE (es->internal_elf_sym.st_info);
6364
6365   /* If the symbol has function type then use that.  */
6366   if (type == STT_FUNC || type == STT_GNU_IFUNC)
6367     {
6368       if (ARM_GET_SYM_BRANCH_TYPE (es->internal_elf_sym.st_target_internal)
6369           == ST_BRANCH_TO_THUMB)
6370         *map_type = MAP_THUMB;
6371       else
6372         *map_type = MAP_ARM;
6373       return TRUE;
6374     }
6375
6376   return FALSE;
6377 }
6378
6379 /* Search the mapping symbol state for instruction at pc.  This is only
6380    applicable for elf target.
6381
6382    There is an assumption Here, info->private_data contains the correct AND
6383    up-to-date information about current scan process.  The information will be
6384    used to speed this search process.
6385
6386    Return TRUE if the mapping state can be determined, and map_symbol
6387    will be updated accordingly.  Otherwise, return FALSE.  */
6388
6389 static bfd_boolean
6390 mapping_symbol_for_insn (bfd_vma pc, struct disassemble_info *info,
6391                          enum map_type *map_symbol)
6392 {
6393   bfd_vma addr, section_vma = 0;
6394   int n, last_sym = -1;
6395   bfd_boolean found = FALSE;
6396   bfd_boolean can_use_search_opt_p = FALSE;
6397
6398   /* Default to DATA.  A text section is required by the ABI to contain an
6399      INSN mapping symbol at the start.  A data section has no such
6400      requirement, hence if no mapping symbol is found the section must
6401      contain only data.  This however isn't very useful if the user has
6402      fully stripped the binaries.  If this is the case use the section
6403      attributes to determine the default.  If we have no section default to
6404      INSN as well, as we may be disassembling some raw bytes on a baremetal
6405      HEX file or similar.  */
6406   enum map_type type = MAP_DATA;
6407   if ((info->section && info->section->flags & SEC_CODE) || !info->section)
6408     type = MAP_ARM;
6409   struct arm_private_data *private_data;
6410
6411   if (info->private_data == NULL
6412       || bfd_asymbol_flavour (*info->symtab) != bfd_target_elf_flavour)
6413     return FALSE;
6414
6415   private_data = info->private_data;
6416
6417   /* First, look for mapping symbols.  */
6418   if (info->symtab_size != 0)
6419   {
6420     if (pc <= private_data->last_mapping_addr)
6421       private_data->last_mapping_sym = -1;
6422
6423     /* Start scanning at the start of the function, or wherever
6424        we finished last time.  */
6425     n = info->symtab_pos + 1;
6426
6427     /* If the last stop offset is different from the current one it means we
6428        are disassembling a different glob of bytes.  As such the optimization
6429        would not be safe and we should start over.  */
6430     can_use_search_opt_p
6431       = private_data->last_mapping_sym >= 0
6432         && info->stop_offset == private_data->last_stop_offset;
6433
6434     if (n >= private_data->last_mapping_sym && can_use_search_opt_p)
6435       n = private_data->last_mapping_sym;
6436
6437     /* Look down while we haven't passed the location being disassembled.
6438        The reason for this is that there's no defined order between a symbol
6439        and an mapping symbol that may be at the same address.  We may have to
6440        look at least one position ahead.  */
6441     for (; n < info->symtab_size; n++)
6442       {
6443         addr = bfd_asymbol_value (info->symtab[n]);
6444         if (addr > pc)
6445           break;
6446         if (get_map_sym_type (info, n, &type))
6447           {
6448             last_sym = n;
6449             found = TRUE;
6450           }
6451       }
6452
6453     if (!found)
6454       {
6455         n = info->symtab_pos;
6456         if (n >= private_data->last_mapping_sym && can_use_search_opt_p)
6457           n = private_data->last_mapping_sym;
6458
6459         /* No mapping symbol found at this address.  Look backwards
6460            for a preceeding one, but don't go pass the section start
6461            otherwise a data section with no mapping symbol can pick up
6462            a text mapping symbol of a preceeding section.  The documentation
6463            says section can be NULL, in which case we will seek up all the
6464            way to the top.  */
6465         if (info->section)
6466           section_vma = info->section->vma;
6467
6468         for (; n >= 0; n--)
6469           {
6470             addr = bfd_asymbol_value (info->symtab[n]);
6471             if (addr < section_vma)
6472               break;
6473
6474             if (get_map_sym_type (info, n, &type))
6475               {
6476                 last_sym = n;
6477                 found = TRUE;
6478                 break;
6479               }
6480           }
6481       }
6482   }
6483
6484   /* If no mapping symbol was found, try looking up without a mapping
6485      symbol.  This is done by walking up from the current PC to the nearest
6486      symbol.  We don't actually have to loop here since symtab_pos will
6487      contain the nearest symbol already.  */
6488   if (!found)
6489     {
6490       n = info->symtab_pos;
6491       if (n >= 0 && get_sym_code_type (info, n, &type))
6492         {
6493           last_sym = n;
6494           found = TRUE;
6495         }
6496     }
6497
6498   private_data->last_mapping_sym = last_sym;
6499   private_data->last_type = type;
6500   private_data->last_stop_offset = info->stop_offset;
6501
6502   *map_symbol = type;
6503   return found;
6504 }
6505
6506 /* Given a bfd_mach_arm_XXX value, this function fills in the fields
6507    of the supplied arm_feature_set structure with bitmasks indicating
6508    the supported base architectures and coprocessor extensions.
6509
6510    FIXME: This could more efficiently implemented as a constant array,
6511    although it would also be less robust.  */
6512
6513 static void
6514 select_arm_features (unsigned long mach,
6515                      arm_feature_set * features)
6516 {
6517   arm_feature_set arch_fset;
6518   const arm_feature_set fpu_any = FPU_ANY;
6519
6520 #undef ARM_SET_FEATURES
6521 #define ARM_SET_FEATURES(FSET) \
6522   {                                                     \
6523     const arm_feature_set fset = FSET;                  \
6524     arch_fset = fset;                                   \
6525   }
6526
6527   /* When several architecture versions share the same bfd_mach_arm_XXX value
6528      the most featureful is chosen.  */
6529   switch (mach)
6530     {
6531     case bfd_mach_arm_2:         ARM_SET_FEATURES (ARM_ARCH_V2); break;
6532     case bfd_mach_arm_2a:        ARM_SET_FEATURES (ARM_ARCH_V2S); break;
6533     case bfd_mach_arm_3:         ARM_SET_FEATURES (ARM_ARCH_V3); break;
6534     case bfd_mach_arm_3M:        ARM_SET_FEATURES (ARM_ARCH_V3M); break;
6535     case bfd_mach_arm_4:         ARM_SET_FEATURES (ARM_ARCH_V4); break;
6536     case bfd_mach_arm_4T:        ARM_SET_FEATURES (ARM_ARCH_V4T); break;
6537     case bfd_mach_arm_5:         ARM_SET_FEATURES (ARM_ARCH_V5); break;
6538     case bfd_mach_arm_5T:        ARM_SET_FEATURES (ARM_ARCH_V5T); break;
6539     case bfd_mach_arm_5TE:       ARM_SET_FEATURES (ARM_ARCH_V5TE); break;
6540     case bfd_mach_arm_XScale:    ARM_SET_FEATURES (ARM_ARCH_XSCALE); break;
6541     case bfd_mach_arm_ep9312:
6542         ARM_SET_FEATURES (ARM_FEATURE_LOW (ARM_AEXT_V4T,
6543                                            ARM_CEXT_MAVERICK | FPU_MAVERICK));
6544        break;
6545     case bfd_mach_arm_iWMMXt:    ARM_SET_FEATURES (ARM_ARCH_IWMMXT); break;
6546     case bfd_mach_arm_iWMMXt2:   ARM_SET_FEATURES (ARM_ARCH_IWMMXT2); break;
6547     case bfd_mach_arm_5TEJ:      ARM_SET_FEATURES (ARM_ARCH_V5TEJ); break;
6548     case bfd_mach_arm_6:         ARM_SET_FEATURES (ARM_ARCH_V6); break;
6549     case bfd_mach_arm_6KZ:       ARM_SET_FEATURES (ARM_ARCH_V6KZ); break;
6550     case bfd_mach_arm_6T2:       ARM_SET_FEATURES (ARM_ARCH_V6KZT2); break;
6551     case bfd_mach_arm_6K:        ARM_SET_FEATURES (ARM_ARCH_V6K); break;
6552     case bfd_mach_arm_7:         ARM_SET_FEATURES (ARM_ARCH_V7VE); break;
6553     case bfd_mach_arm_6M:        ARM_SET_FEATURES (ARM_ARCH_V6M); break;
6554     case bfd_mach_arm_6SM:       ARM_SET_FEATURES (ARM_ARCH_V6SM); break;
6555     case bfd_mach_arm_7EM:       ARM_SET_FEATURES (ARM_ARCH_V7EM); break;
6556     case bfd_mach_arm_8:
6557         {
6558           /* Add bits for extensions that Armv8.5-A recognizes.  */
6559           arm_feature_set armv8_5_ext_fset
6560             = ARM_FEATURE_CORE_HIGH (ARM_EXT2_FP16_INST);
6561           ARM_SET_FEATURES (ARM_ARCH_V8_5A);
6562           ARM_MERGE_FEATURE_SETS (arch_fset, arch_fset, armv8_5_ext_fset);
6563           break;
6564         }
6565     case bfd_mach_arm_8R:        ARM_SET_FEATURES (ARM_ARCH_V8R); break;
6566     case bfd_mach_arm_8M_BASE:   ARM_SET_FEATURES (ARM_ARCH_V8M_BASE); break;
6567     case bfd_mach_arm_8M_MAIN:   ARM_SET_FEATURES (ARM_ARCH_V8M_MAIN); break;
6568     case bfd_mach_arm_8_1M_MAIN: ARM_SET_FEATURES (ARM_ARCH_V8_1M_MAIN); break;
6569       /* If the machine type is unknown allow all architecture types and all
6570          extensions.  */
6571     case bfd_mach_arm_unknown:   ARM_SET_FEATURES (ARM_FEATURE_ALL); break;
6572     default:
6573       abort ();
6574     }
6575 #undef ARM_SET_FEATURES
6576
6577   /* None of the feature bits related to -mfpu have an impact on Tag_CPU_arch
6578      and thus on bfd_mach_arm_XXX value.  Therefore for a given
6579      bfd_mach_arm_XXX value all coprocessor feature bits should be allowed.  */
6580   ARM_MERGE_FEATURE_SETS (*features, arch_fset, fpu_any);
6581 }
6582
6583
6584 /* NOTE: There are no checks in these routines that
6585    the relevant number of data bytes exist.  */
6586
6587 static int
6588 print_insn (bfd_vma pc, struct disassemble_info *info, bfd_boolean little)
6589 {
6590   unsigned char b[4];
6591   long          given;
6592   int           status;
6593   int           is_thumb = FALSE;
6594   int           is_data = FALSE;
6595   int           little_code;
6596   unsigned int  size = 4;
6597   void          (*printer) (bfd_vma, struct disassemble_info *, long);
6598   bfd_boolean   found = FALSE;
6599   struct arm_private_data *private_data;
6600
6601   if (info->disassembler_options)
6602     {
6603       parse_arm_disassembler_options (info->disassembler_options);
6604
6605       /* To avoid repeated parsing of these options, we remove them here.  */
6606       info->disassembler_options = NULL;
6607     }
6608
6609   /* PR 10288: Control which instructions will be disassembled.  */
6610   if (info->private_data == NULL)
6611     {
6612       static struct arm_private_data private;
6613
6614       if ((info->flags & USER_SPECIFIED_MACHINE_TYPE) == 0)
6615         /* If the user did not use the -m command line switch then default to
6616            disassembling all types of ARM instruction.
6617
6618            The info->mach value has to be ignored as this will be based on
6619            the default archictecture for the target and/or hints in the notes
6620            section, but it will never be greater than the current largest arm
6621            machine value (iWMMXt2), which is only equivalent to the V5TE
6622            architecture.  ARM architectures have advanced beyond the machine
6623            value encoding, and these newer architectures would be ignored if
6624            the machine value was used.
6625
6626            Ie the -m switch is used to restrict which instructions will be
6627            disassembled.  If it is necessary to use the -m switch to tell
6628            objdump that an ARM binary is being disassembled, eg because the
6629            input is a raw binary file, but it is also desired to disassemble
6630            all ARM instructions then use "-marm".  This will select the
6631            "unknown" arm architecture which is compatible with any ARM
6632            instruction.  */
6633           info->mach = bfd_mach_arm_unknown;
6634
6635       /* Compute the architecture bitmask from the machine number.
6636          Note: This assumes that the machine number will not change
6637          during disassembly....  */
6638       select_arm_features (info->mach, & private.features);
6639
6640       private.last_mapping_sym = -1;
6641       private.last_mapping_addr = 0;
6642       private.last_stop_offset = 0;
6643
6644       info->private_data = & private;
6645     }
6646
6647   private_data = info->private_data;
6648
6649   /* Decide if our code is going to be little-endian, despite what the
6650      function argument might say.  */
6651   little_code = ((info->endian_code == BFD_ENDIAN_LITTLE) || little);
6652
6653   /* For ELF, consult the symbol table to determine what kind of code
6654      or data we have.  */
6655   if (info->symtab_size != 0
6656       && bfd_asymbol_flavour (*info->symtab) == bfd_target_elf_flavour)
6657     {
6658       bfd_vma addr;
6659       int n;
6660       int last_sym = -1;
6661       enum map_type type = MAP_ARM;
6662
6663       found = mapping_symbol_for_insn (pc, info, &type);
6664       last_sym = private_data->last_mapping_sym;
6665
6666       is_thumb = (private_data->last_type == MAP_THUMB);
6667       is_data = (private_data->last_type == MAP_DATA);
6668
6669       /* Look a little bit ahead to see if we should print out
6670          two or four bytes of data.  If there's a symbol,
6671          mapping or otherwise, after two bytes then don't
6672          print more.  */
6673       if (is_data)
6674         {
6675           size = 4 - (pc & 3);
6676           for (n = last_sym + 1; n < info->symtab_size; n++)
6677             {
6678               addr = bfd_asymbol_value (info->symtab[n]);
6679               if (addr > pc
6680                   && (info->section == NULL
6681                       || info->section == info->symtab[n]->section))
6682                 {
6683                   if (addr - pc < size)
6684                     size = addr - pc;
6685                   break;
6686                 }
6687             }
6688           /* If the next symbol is after three bytes, we need to
6689              print only part of the data, so that we can use either
6690              .byte or .short.  */
6691           if (size == 3)
6692             size = (pc & 1) ? 1 : 2;
6693         }
6694     }
6695
6696   if (info->symbols != NULL)
6697     {
6698       if (bfd_asymbol_flavour (*info->symbols) == bfd_target_coff_flavour)
6699         {
6700           coff_symbol_type * cs;
6701
6702           cs = coffsymbol (*info->symbols);
6703           is_thumb = (   cs->native->u.syment.n_sclass == C_THUMBEXT
6704                       || cs->native->u.syment.n_sclass == C_THUMBSTAT
6705                       || cs->native->u.syment.n_sclass == C_THUMBLABEL
6706                       || cs->native->u.syment.n_sclass == C_THUMBEXTFUNC
6707                       || cs->native->u.syment.n_sclass == C_THUMBSTATFUNC);
6708         }
6709       else if (bfd_asymbol_flavour (*info->symbols) == bfd_target_elf_flavour
6710                && !found)
6711         {
6712           /* If no mapping symbol has been found then fall back to the type
6713              of the function symbol.  */
6714           elf_symbol_type *  es;
6715           unsigned int       type;
6716
6717           es = *(elf_symbol_type **)(info->symbols);
6718           type = ELF_ST_TYPE (es->internal_elf_sym.st_info);
6719
6720           is_thumb =
6721             ((ARM_GET_SYM_BRANCH_TYPE (es->internal_elf_sym.st_target_internal)
6722               == ST_BRANCH_TO_THUMB) || type == STT_ARM_16BIT);
6723         }
6724       else if (bfd_asymbol_flavour (*info->symbols)
6725                == bfd_target_mach_o_flavour)
6726         {
6727           bfd_mach_o_asymbol *asym = (bfd_mach_o_asymbol *)*info->symbols;
6728
6729           is_thumb = (asym->n_desc & BFD_MACH_O_N_ARM_THUMB_DEF);
6730         }
6731     }
6732
6733   if (force_thumb)
6734     is_thumb = TRUE;
6735
6736   if (is_data)
6737     info->display_endian = little ? BFD_ENDIAN_LITTLE : BFD_ENDIAN_BIG;
6738   else
6739     info->display_endian = little_code ? BFD_ENDIAN_LITTLE : BFD_ENDIAN_BIG;
6740
6741   info->bytes_per_line = 4;
6742
6743   /* PR 10263: Disassemble data if requested to do so by the user.  */
6744   if (is_data && ((info->flags & DISASSEMBLE_DATA) == 0))
6745     {
6746       int i;
6747
6748       /* Size was already set above.  */
6749       info->bytes_per_chunk = size;
6750       printer = print_insn_data;
6751
6752       status = info->read_memory_func (pc, (bfd_byte *) b, size, info);
6753       given = 0;
6754       if (little)
6755         for (i = size - 1; i >= 0; i--)
6756           given = b[i] | (given << 8);
6757       else
6758         for (i = 0; i < (int) size; i++)
6759           given = b[i] | (given << 8);
6760     }
6761   else if (!is_thumb)
6762     {
6763       /* In ARM mode endianness is a straightforward issue: the instruction
6764          is four bytes long and is either ordered 0123 or 3210.  */
6765       printer = print_insn_arm;
6766       info->bytes_per_chunk = 4;
6767       size = 4;
6768
6769       status = info->read_memory_func (pc, (bfd_byte *) b, 4, info);
6770       if (little_code)
6771         given = (b[0]) | (b[1] << 8) | (b[2] << 16) | (b[3] << 24);
6772       else
6773         given = (b[3]) | (b[2] << 8) | (b[1] << 16) | (b[0] << 24);
6774     }
6775   else
6776     {
6777       /* In Thumb mode we have the additional wrinkle of two
6778          instruction lengths.  Fortunately, the bits that determine
6779          the length of the current instruction are always to be found
6780          in the first two bytes.  */
6781       printer = print_insn_thumb16;
6782       info->bytes_per_chunk = 2;
6783       size = 2;
6784
6785       status = info->read_memory_func (pc, (bfd_byte *) b, 2, info);
6786       if (little_code)
6787         given = (b[0]) | (b[1] << 8);
6788       else
6789         given = (b[1]) | (b[0] << 8);
6790
6791       if (!status)
6792         {
6793           /* These bit patterns signal a four-byte Thumb
6794              instruction.  */
6795           if ((given & 0xF800) == 0xF800
6796               || (given & 0xF800) == 0xF000
6797               || (given & 0xF800) == 0xE800)
6798             {
6799               status = info->read_memory_func (pc + 2, (bfd_byte *) b, 2, info);
6800               if (little_code)
6801                 given = (b[0]) | (b[1] << 8) | (given << 16);
6802               else
6803                 given = (b[1]) | (b[0] << 8) | (given << 16);
6804
6805               printer = print_insn_thumb32;
6806               size = 4;
6807             }
6808         }
6809
6810       if (ifthen_address != pc)
6811         find_ifthen_state (pc, info, little_code);
6812
6813       if (ifthen_state)
6814         {
6815           if ((ifthen_state & 0xf) == 0x8)
6816             ifthen_next_state = 0;
6817           else
6818             ifthen_next_state = (ifthen_state & 0xe0)
6819                                 | ((ifthen_state & 0xf) << 1);
6820         }
6821     }
6822
6823   if (status)
6824     {
6825       info->memory_error_func (status, pc, info);
6826       return -1;
6827     }
6828   if (info->flags & INSN_HAS_RELOC)
6829     /* If the instruction has a reloc associated with it, then
6830        the offset field in the instruction will actually be the
6831        addend for the reloc.  (We are using REL type relocs).
6832        In such cases, we can ignore the pc when computing
6833        addresses, since the addend is not currently pc-relative.  */
6834     pc = 0;
6835
6836   printer (pc, info, given);
6837
6838   if (is_thumb)
6839     {
6840       ifthen_state = ifthen_next_state;
6841       ifthen_address += size;
6842     }
6843   return size;
6844 }
6845
6846 int
6847 print_insn_big_arm (bfd_vma pc, struct disassemble_info *info)
6848 {
6849   /* Detect BE8-ness and record it in the disassembler info.  */
6850   if (info->flavour == bfd_target_elf_flavour
6851       && info->section != NULL
6852       && (elf_elfheader (info->section->owner)->e_flags & EF_ARM_BE8))
6853     info->endian_code = BFD_ENDIAN_LITTLE;
6854
6855   return print_insn (pc, info, FALSE);
6856 }
6857
6858 int
6859 print_insn_little_arm (bfd_vma pc, struct disassemble_info *info)
6860 {
6861   return print_insn (pc, info, TRUE);
6862 }
6863
6864 const disasm_options_and_args_t *
6865 disassembler_options_arm (void)
6866 {
6867   static disasm_options_and_args_t *opts_and_args;
6868
6869   if (opts_and_args == NULL)
6870     {
6871       disasm_options_t *opts;
6872       unsigned int i;
6873
6874       opts_and_args = XNEW (disasm_options_and_args_t);
6875       opts_and_args->args = NULL;
6876
6877       opts = &opts_and_args->options;
6878       opts->name = XNEWVEC (const char *, NUM_ARM_OPTIONS + 1);
6879       opts->description = XNEWVEC (const char *, NUM_ARM_OPTIONS + 1);
6880       opts->arg = NULL;
6881       for (i = 0; i < NUM_ARM_OPTIONS; i++)
6882         {
6883           opts->name[i] = regnames[i].name;
6884           if (regnames[i].description != NULL)
6885             opts->description[i] = _(regnames[i].description);
6886           else
6887             opts->description[i] = NULL;
6888         }
6889       /* The array we return must be NULL terminated.  */
6890       opts->name[i] = NULL;
6891       opts->description[i] = NULL;
6892     }
6893
6894   return opts_and_args;
6895 }
6896
6897 void
6898 print_arm_disassembler_options (FILE *stream)
6899 {
6900   unsigned int i, max_len = 0;
6901   fprintf (stream, _("\n\
6902 The following ARM specific disassembler options are supported for use with\n\
6903 the -M switch:\n"));
6904
6905   for (i = 0; i < NUM_ARM_OPTIONS; i++)
6906     {
6907       unsigned int len = strlen (regnames[i].name);
6908       if (max_len < len)
6909         max_len = len;
6910     }
6911
6912   for (i = 0, max_len++; i < NUM_ARM_OPTIONS; i++)
6913     fprintf (stream, "  %s%*c %s\n",
6914              regnames[i].name,
6915              (int)(max_len - strlen (regnames[i].name)), ' ',
6916              _(regnames[i].description));
6917 }