1 2017-03-13 Andrew Waterman <andrew@sifive.com>
3 * riscv-opc.c (riscv_opcodes) <srli/C>: Use match_opcode.
8 2017-03-09 H.J. Lu <hongjiu.lu@intel.com>
10 * i386-gen.c (opcode_modifiers): Replace S with Load.
11 * i386-opc.h (S): Removed.
13 (i386_opcode_modifier): Replace s with load.
14 * i386-opc.tbl: Add {disp8}, {disp32}, {swap}, {vex2}, {vex3}
15 and {evex}. Replace S with Load.
16 * i386-tbl.h: Regenerated.
18 2017-03-09 H.J. Lu <hongjiu.lu@intel.com>
20 * i386-opc.tbl: Use CpuCET on rdsspq.
21 * i386-tbl.h: Regenerated.
23 2017-03-08 Peter Bergner <bergner@vnet.ibm.com>
25 * ppc-dis.c (ppc_opts) <altivec>: Do not use PPC_OPCODE_ALTIVEC2;
26 <vsx>: Do not use PPC_OPCODE_VSX3;
28 2017-03-08 Peter Bergner <bergner@vnet.ibm.com>
30 * ppc-opc.c (powerpc_opcodes) <lnia>: New extended mnemonic.
32 2017-03-06 H.J. Lu <hongjiu.lu@intel.com>
34 * i386-dis.c (REG_0F1E_MOD_3): New enum.
35 (MOD_0F1E_PREFIX_1): Likewise.
36 (MOD_0F38F5_PREFIX_2): Likewise.
37 (MOD_0F38F6_PREFIX_0): Likewise.
38 (RM_0F1E_MOD_3_REG_7): Likewise.
39 (PREFIX_MOD_0_0F01_REG_5): Likewise.
40 (PREFIX_MOD_3_0F01_REG_5_RM_1): Likewise.
41 (PREFIX_MOD_3_0F01_REG_5_RM_2): Likewise.
42 (PREFIX_0F1E): Likewise.
43 (PREFIX_MOD_0_0FAE_REG_5): Likewise.
44 (PREFIX_0F38F5): Likewise.
45 (dis386_twobyte): Use PREFIX_0F1E.
46 (reg_table): Add REG_0F1E_MOD_3.
47 (prefix_table): Add PREFIX_MOD_0_0F01_REG_5,
48 PREFIX_MOD_3_0F01_REG_5_RM_1, PREFIX_MOD_3_0F01_REG_5_RM_2,
49 PREFIX_0F1E, PREFIX_MOD_0_0FAE_REG_5 and PREFIX_0F38F5. Update
50 PREFIX_0FAE_REG_6 and PREFIX_0F38F6.
51 (three_byte_table): Use PREFIX_0F38F5.
52 (mod_table): Use PREFIX_MOD_0_0F01_REG_5, PREFIX_MOD_0_0FAE_REG_5.
53 Add MOD_0F1E_PREFIX_1, MOD_0F38F5_PREFIX_2, MOD_0F38F6_PREFIX_0.
54 (rm_table): Add MOD_0F38F5_PREFIX_2, MOD_0F38F6_PREFIX_0,
55 RM_0F1E_MOD_3_REG_7. Use PREFIX_MOD_3_0F01_REG_5_RM_1 and
56 PREFIX_MOD_3_0F01_REG_5_RM_2.
57 * i386-gen.c (cpu_flag_init): Add CPU_CET_FLAGS.
58 (cpu_flags): Add CpuCET.
59 * i386-opc.h (CpuCET): New enum.
60 (CpuUnused): Commented out.
61 (i386_cpu_flags): Add cpucet.
62 * i386-opc.tbl: Add Intel CET instructions.
63 * i386-init.h: Regenerated.
64 * i386-tbl.h: Likewise.
66 2017-03-06 Alan Modra <amodra@gmail.com>
69 * ppc-opc.c (extract_esync, extract_ls, extract_ral, extract_ram)
70 (extract_raq, extract_ras, extract_rbx): New functions.
71 (powerpc_operands): Use opposite corresponding insert function.
73 (powerpc_opcodes): Apply Q_MASK to all quad insns with even
76 2017-02-28 Peter Bergner <bergner@vnet.ibm.com>
78 * disassemble.c Include "safe-ctype.h".
79 (disassemble_init_for_target): Handle s390 init.
80 (remove_whitespace_and_extra_commas): New function.
81 (disassembler_options_cmp): Likewise.
82 * arm-dis.c: Include "libiberty.h".
84 (regnames): Use long disassembler style names.
85 Add force-thumb and no-force-thumb options.
86 (NUM_ARM_REGNAMES): Rename from this...
87 (NUM_ARM_OPTIONS): ...to this. Use ARRAY_SIZE.
88 (get_arm_regname_num_options): Delete.
89 (set_arm_regname_option): Likewise.
90 (get_arm_regnames): Likewise.
91 (parse_disassembler_options): Likewise.
92 (parse_arm_disassembler_option): Rename from this...
93 (parse_arm_disassembler_options): ...to this. Make static.
94 Use new FOR_EACH_DISASSEMBLER_OPTION macro to scan over options.
95 (print_insn): Use parse_arm_disassembler_options.
96 (disassembler_options_arm): New function.
97 (print_arm_disassembler_options): Handle updated regnames.
98 * ppc-dis.c: Include "libiberty.h".
99 (ppc_opts): Add "32" and "64" entries.
100 (ppc_parse_cpu): Use ARRAY_SIZE and disassembler_options_cmp.
101 (powerpc_init_dialect): Add break to switch statement.
102 Use new FOR_EACH_DISASSEMBLER_OPTION macro.
103 (disassembler_options_powerpc): New function.
104 (print_ppc_disassembler_options): Use ARRAY_SIZE.
105 Remove printing of "32" and "64".
106 * s390-dis.c: Include "libiberty.h".
107 (init_flag): Remove unneeded variable.
108 (struct s390_options_t): New structure type.
109 (options): New structure.
110 (init_disasm): Rename from this...
111 (disassemble_init_s390): ...to this. Add initializations for
112 current_arch_mask and option_use_insn_len_bits_p. Remove init_flag.
113 (print_insn_s390): Delete call to init_disasm.
114 (disassembler_options_s390): New function.
115 (print_s390_disassembler_options): Print using information from
117 * po/opcodes.pot: Regenerate.
119 2017-02-28 Jan Beulich <jbeulich@suse.com>
121 * i386-dis.c (PCMPESTR_Fixup): New.
122 (VEX_W_0F3A60_P_2, VEX_W_0F3A61_P_2): Delete.
123 (prefix_table): Use PCMPESTR_Fixup.
124 (vex_len_table): Make VPCMPESTR{I,M} entries leaf ones and use
126 (vex_w_table): Delete VPCMPESTR{I,M} entries.
127 * i386-opc.tbl (pcmpestri, pcmpestrm, vpcmpestri, vpcmpestrm):
128 Split 64-bit and non-64-bit variants.
129 * opcodes/i386-tbl.h: Re-generate.
131 2017-02-24 Richard Sandiford <richard.sandiford@arm.com>
133 * aarch64-tbl.h (OP_SVE_HMH, OP_SVE_VMU_HSD, OP_SVE_VMVU_HSD)
134 (OP_SVE_VMVV_HSD, OP_SVE_VMVVU_HSD, OP_SVE_VM_HSD, OP_SVE_VUVV_HSD)
135 (OP_SVE_VUV_HSD, OP_SVE_VU_HSD, OP_SVE_VVVU_H, OP_SVE_VVVU_S)
136 (OP_SVE_VVVU_HSD, OP_SVE_VVV_D, OP_SVE_VVV_D_H, OP_SVE_VVV_H)
137 (OP_SVE_VVV_HSD, OP_SVE_VVV_S, OP_SVE_VVV_S_B, OP_SVE_VVV_SD_BH)
138 (OP_SVE_VV_BHSDQ, OP_SVE_VV_HSD, OP_SVE_VZVV_HSD, OP_SVE_VZV_HSD)
139 (OP_SVE_V_HSD): New macros.
140 (OP_SVE_VMU_SD, OP_SVE_VMVU_SD, OP_SVE_VM_SD, OP_SVE_VUVV_SD)
141 (OP_SVE_VU_SD, OP_SVE_VVVU_SD, OP_SVE_VVV_SD, OP_SVE_VZVV_SD)
142 (OP_SVE_VZV_SD, OP_SVE_V_SD): Delete.
143 (aarch64_opcode_table): Add new SVE instructions.
144 (aarch64_opcode_table): Use imm_rotate{1,2} instead of imm_rotate
145 for rotation operands. Add new SVE operands.
146 * aarch64-asm.h (ins_sve_addr_ri_s4): New inserter.
147 (ins_sve_quad_index): Likewise.
148 (ins_imm_rotate): Split into...
149 (ins_imm_rotate1, ins_imm_rotate2): ...these two inserters.
150 * aarch64-asm.c (aarch64_ins_imm_rotate): Split into...
151 (aarch64_ins_imm_rotate1, aarch64_ins_imm_rotate2): ...these two
153 (aarch64_ins_sve_addr_ri_s4): New function.
154 (aarch64_ins_sve_quad_index): Likewise.
155 (do_misc_encoding): Handle "MOV Zn.Q, Qm".
156 * aarch64-asm-2.c: Regenerate.
157 * aarch64-dis.h (ext_sve_addr_ri_s4): New extractor.
158 (ext_sve_quad_index): Likewise.
159 (ext_imm_rotate): Split into...
160 (ext_imm_rotate1, ext_imm_rotate2): ...these two extractors.
161 * aarch64-dis.c (aarch64_ext_imm_rotate): Split into...
162 (aarch64_ext_imm_rotate1, aarch64_ext_imm_rotate2): ...these two
164 (aarch64_ext_sve_addr_ri_s4): New function.
165 (aarch64_ext_sve_quad_index): Likewise.
166 (aarch64_ext_sve_index): Allow quad indices.
167 (do_misc_decoding): Likewise.
168 * aarch64-dis-2.c: Regenerate.
169 * aarch64-opc.h (FLD_SVE_i3h, FLD_SVE_rot1, FLD_SVE_rot2): New
171 (OPD_F_OD_MASK): Widen by one bit.
172 (OPD_F_NO_ZR): Bump accordingly.
173 (get_operand_field_width): New function.
174 * aarch64-opc.c (fields): Add new SVE fields.
175 (operand_general_constraint_met_p): Handle new SVE operands.
176 (aarch64_print_operand): Likewise.
177 * aarch64-opc-2.c: Regenerate.
179 2017-02-24 Richard Sandiford <richard.sandiford@arm.com>
181 * aarch64-tbl.h (aarch64_feature_simd_v8_3): Replace with...
182 (aarch64_feature_compnum): ...this.
183 (SIMD_V8_3): Replace with...
185 (CNUM_INSN): New macro.
186 (aarch64_opcode_table): Use it for the complex number instructions.
188 2017-02-24 Jan Beulich <jbeulich@suse.com>
190 * i386-dis.c (reg_table): REG_F6/1 and REG_F7/1 decode as TEST.
192 2017-02-23 Sheldon Lobo <sheldon.lobo@oracle.com>
194 Add support for associating SPARC ASIs with an architecture level.
195 * include/opcode/sparc.h (sparc_asi): New sparc_asi struct.
196 * opcodes/sparc-opc.c (asi_table): Updated asi_table and encoding/
197 decoding of SPARC ASIs.
199 2017-02-23 Jan Beulich <jbeulich@suse.com>
201 * i386-dis.c (get_valid_dis386): Don't special case VEX opcode
202 82. For 3-byte VEX only special case opcode 77 in VEX_0F space.
204 2017-02-21 Jan Beulich <jbeulich@suse.com>
206 * aarch64-asm.c (convert_bfc_to_bfm): Copy operand 0 to operand
207 1 (instead of to itself). Correct typo.
209 2017-02-14 Andrew Waterman <andrew@sifive.com>
211 * riscv-opc.c (riscv_opcodes): Add sfence.vma instruction and
214 2017-02-15 Richard Sandiford <richard.sandiford@arm.com>
216 * aarch64-opc.c (aarch64_sys_regs): Add SVE registers.
217 (aarch64_sys_reg_supported_p): Handle them.
219 2017-02-15 Claudiu Zissulescu <claziss@synopsys.com>
221 * arc-opc.c (UIMM6_20R): Define.
222 (SIMM12_20): Use above.
223 (SIMM12_20R): Define.
224 (SIMM3_5_S): Use above.
225 (UIMM7_A32_11R_S): Define.
226 (UIMM7_9_S): Use above.
227 (UIMM3_13R_S): Define.
228 (SIMM11_A32_7_S): Use above.
230 (UIMM10_A32_8_S): Use above.
231 (UIMM8_8R_S): Define.
233 (arc_relax_opcodes): Use all above defines.
235 2017-02-15 Vineet Gupta <vgupta@synopsys.com>
237 * arc-regs.h: Distinguish some of the registers different on
238 ARC700 and HS38 cpus.
240 2017-02-14 Alan Modra <amodra@gmail.com>
243 * ppc-opc.c (powerpc_operands): Flag SPR, SPRG and TBR entries
244 with PPC_OPERAND_SPR. Flag PSQ and PSQM with PPC_OPERAND_GQR.
246 2017-02-11 Stafford Horne <shorne@gmail.com>
247 Alan Modra <amodra@gmail.com>
249 * cgen-opc.c (cgen_lookup_insn): Delete buf and base_insn temps.
250 Use insn_bytes_value and insn_int_value directly instead. Don't
251 free allocated memory until function exit.
253 2017-02-10 Nicholas Piggin <npiggin@gmail.com>
255 * ppc-opc.c (powerpc_opcodes) <scv, rfscv>: New mnemonics.
257 2017-02-03 Nick Clifton <nickc@redhat.com>
260 * aarch64-opc.c (print_register_list): Ensure that the register
261 list index will fir into the tb buffer.
262 (print_register_offset_address): Likewise.
263 * tic6x-dis.c (print_insn_tic6x): Increase size of func_unit_buf.
265 2017-01-27 Alexis Deruell <alexis.deruelle@gmail.com>
268 * tic6x-dis.c (print_insn_tic6x): Correct displaying of parallel
269 instructions when the previous fetch packet ends with a 32-bit
272 2017-01-24 Dimitar Dimitrov <dimitar@dinux.eu>
274 * pru-opc.c: Remove vague reference to a future GDB port.
276 2017-01-20 Nick Clifton <nickc@redhat.com>
278 * po/ga.po: Updated Irish translation.
280 2017-01-18 Szabolcs Nagy <szabolcs.nagy@arm.com>
282 * arm-dis.c (coprocessor_opcodes): Fix vcmla mask and disassembly.
284 2017-01-13 Yao Qi <yao.qi@linaro.org>
286 * m68k-dis.c (match_insn_m68k): Extend comments. Return -1
287 if FETCH_DATA returns 0.
288 (m68k_scan_mask): Likewise.
289 (print_insn_m68k): Update code to handle -1 return value.
291 2017-01-13 Yao Qi <yao.qi@linaro.org>
293 * m68k-dis.c (enum print_insn_arg_error): New.
294 (NEXTBYTE): Replace -3 with
295 PRINT_INSN_ARG_MEMORY_ERROR.
296 (NEXTULONG): Likewise.
297 (NEXTSINGLE): Likewise.
298 (NEXTDOUBLE): Likewise.
299 (NEXTDOUBLE): Likewise.
300 (NEXTPACKED): Likewise.
301 (FETCH_ARG): Likewise.
302 (FETCH_DATA): Update comments.
303 (print_insn_arg): Update comments. Replace magic numbers with
305 (match_insn_m68k): Likewise.
307 2017-01-12 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
309 * i386-dis.c (enum): Add PREFIX_EVEX_0F3855, EVEX_W_0F3855_P_2.
310 * i386-dis-evex.h (evex_table): Updated.
311 * i386-gen.c (cpu_flag_init): Add CPU_AVX512_VPOPCNTDQ_FLAGS,
312 CPU_ANY_AVX512_VPOPCNTDQ_FLAGS. Update CPU_ANY_AVX512F_FLAGS.
313 (cpu_flags): Add CpuAVX512_VPOPCNTDQ.
314 * i386-opc.h (enum): (AVX512_VPOPCNTDQ): New.
315 (i386_cpu_flags): Add cpuavx512_vpopcntdq.
316 * i386-opc.tbl: Add Intel AVX512_VPOPCNTDQ instructions.
317 * i386-init.h: Regenerate.
320 2017-01-12 Yao Qi <yao.qi@linaro.org>
322 * msp430-dis.c (msp430_singleoperand): Return -1 if
323 msp430dis_opcode_signed returns false.
324 (msp430_doubleoperand): Likewise.
325 (msp430_branchinstr): Return -1 if
326 msp430dis_opcode_unsigned returns false.
327 (msp430x_calla_instr): Likewise.
328 (print_insn_msp430): Likewise.
330 2017-01-05 Nick Clifton <nickc@redhat.com>
333 * frv-desc.c (lookup_mach_via_bfd_name): Return NULL if the name
334 could not be matched.
335 (frv_cgen_cpu_open): Allow for lookup_mach_via_bfd_name returning
338 2017-01-04 Szabolcs Nagy <szabolcs.nagy@arm.com>
340 * aarch64-tbl.h (RCPC, RCPC_INSN): Define.
341 (aarch64_opcode_table): Use RCPC_INSN.
343 2017-01-03 Kito Cheng <kito.cheng@gmail.com>
345 * riscv-opc.c (riscv-opcodes): Add support for the "q" ISA
347 * riscv-opcodes/all-opcodes: Likewise.
349 2017-01-03 Dilyan Palauzov <dilyan.palauzov@aegee.org>
351 * riscv-dis.c (print_insn_args): Add fall through comment.
353 2017-01-03 Nick Clifton <nickc@redhat.com>
355 * po/sr.po: New Serbian translation.
356 * configure.ac (ALL_LINGUAS): Add sr.
357 * configure: Regenerate.
359 2017-01-02 Alan Modra <amodra@gmail.com>
361 * epiphany-desc.h: Regenerate.
362 * epiphany-opc.h: Regenerate.
363 * fr30-desc.h: Regenerate.
364 * fr30-opc.h: Regenerate.
365 * frv-desc.h: Regenerate.
366 * frv-opc.h: Regenerate.
367 * ip2k-desc.h: Regenerate.
368 * ip2k-opc.h: Regenerate.
369 * iq2000-desc.h: Regenerate.
370 * iq2000-opc.h: Regenerate.
371 * lm32-desc.h: Regenerate.
372 * lm32-opc.h: Regenerate.
373 * m32c-desc.h: Regenerate.
374 * m32c-opc.h: Regenerate.
375 * m32r-desc.h: Regenerate.
376 * m32r-opc.h: Regenerate.
377 * mep-desc.h: Regenerate.
378 * mep-opc.h: Regenerate.
379 * mt-desc.h: Regenerate.
380 * mt-opc.h: Regenerate.
381 * or1k-desc.h: Regenerate.
382 * or1k-opc.h: Regenerate.
383 * xc16x-desc.h: Regenerate.
384 * xc16x-opc.h: Regenerate.
385 * xstormy16-desc.h: Regenerate.
386 * xstormy16-opc.h: Regenerate.
388 2017-01-02 Alan Modra <amodra@gmail.com>
390 Update year range in copyright notice of all files.
392 For older changes see ChangeLog-2016
394 Copyright (C) 2017 Free Software Foundation, Inc.
396 Copying and distribution of this file, with or without modification,
397 are permitted in any medium without royalty provided the copyright
398 notice and this notice are preserved.
404 version-control: never