Add support for ARC instruction relaxation in the assembler.
[external/binutils.git] / opcodes / ChangeLog
1 2016-02-10  Claudiu Zissulescu  <claziss@synopsys.com>
2             Janek van Oirschot  <jvanoirs@synopsys.com>
3
4         * arc-opc.c (arc_relax_opcodes, arc_num_relax_opcodes): New
5         variable.
6
7 2016-02-04  Nick Clifton  <nickc@redhat.com>
8
9         PR target/19561
10         * msp430-dis.c (print_insn_msp430): Add a special case for
11         decoding an RRC instruction with the ZC bit set in the extension
12         word.
13
14 2016-02-02  Andrew Burgess  <andrew.burgess@embecosm.com>
15
16         * cgen-ibld.in (insert_normal): Rework calculation of shift.
17         * epiphany-ibld.c: Regenerate.
18         * fr30-ibld.c: Regenerate.
19         * frv-ibld.c: Regenerate.
20         * ip2k-ibld.c: Regenerate.
21         * iq2000-ibld.c: Regenerate.
22         * lm32-ibld.c: Regenerate.
23         * m32c-ibld.c: Regenerate.
24         * m32r-ibld.c: Regenerate.
25         * mep-ibld.c: Regenerate.
26         * mt-ibld.c: Regenerate.
27         * or1k-ibld.c: Regenerate.
28         * xc16x-ibld.c: Regenerate.
29         * xstormy16-ibld.c: Regenerate.
30
31 2016-02-02  Andrew Burgess  <andrew.burgess@embecosm.com>
32
33         * epiphany-dis.c: Regenerated from latest cpu files.
34
35 2016-02-01  Michael McConville  <mmcco@mykolab.com>
36
37         * cgen-dis.c (count_decodable_bits): Use unsigned value for mask
38         test bit.
39
40 2016-01-25  Renlin Li  <renlin.li@arm.com>
41
42         * arm-dis.c (mapping_symbol_for_insn): New function.
43         (find_ifthen_state): Call mapping_symbol_for_insn().
44
45 2016-01-20  Matthew Wahab  <matthew.wahab@arm.com>
46
47         * aarch64-opc.c (operand_general_constraint_met_p): Check validity
48         of MSR UAO immediate operand.
49
50 2016-01-18  Maciej W. Rozycki  <macro@imgtec.com>
51
52         * mips-dis.c (print_insn_micromips): Remove 48-bit microMIPS
53         instruction support.
54
55 2016-01-17  Alan Modra  <amodra@gmail.com>
56
57         * configure: Regenerate.
58
59 2016-01-14  Nick Clifton  <nickc@redhat.com>
60
61         * rl78-decode.opc (rl78_decode_opcode): Add 's' operand to movw
62         instructions that can support stack pointer operations.
63         * rl78-decode.c: Regenerate.
64         * rl78-dis.c: Fix display of stack pointer in MOVW based
65         instructions.
66
67 2016-01-14  Matthew Wahab  <matthew.wahab@arm.com>
68
69         * aarch64-opc.c (aarch64_sys_reg_supported_p): Merge conditionals
70         testing for RAS support.  Add checks for erxfr_el1, erxctlr_el1,
71         erxtatus_el1 and erxaddr_el1.
72
73 2016-01-12  Matthew Wahab  <matthew.wahab@arm.com>
74
75         * arm-dis.c (arm_opcodes): Add "esb".
76         (thumb_opcodes): Likewise.
77
78 2016-01-11  Peter Bergner <bergner@vnet.ibm.com>
79
80         * ppc-opc.c <xscmpnedp>: Delete.
81         <xvcmpnedp>: Likewise.
82         <xvcmpnedp.>: Likewise.
83         <xvcmpnesp>: Likewise.
84         <xvcmpnesp.>: Likewise.
85
86 2016-01-08  Andreas Schwab  <schwab@linux-m68k.org>
87
88         PR gas/13050
89         * m68k-opc.c (moveb, movew): For ISA_B/C only allow #,d(An) in
90         addition to ISA_A.
91
92 2016-01-01  Alan Modra  <amodra@gmail.com>
93
94         Update year range in copyright notice of all files.
95
96 For older changes see ChangeLog-2015
97 \f
98 Copyright (C) 2016 Free Software Foundation, Inc.
99
100 Copying and distribution of this file, with or without modification,
101 are permitted in any medium without royalty provided the copyright
102 notice and this notice are preserved.
103
104 Local Variables:
105 mode: change-log
106 left-margin: 8
107 fill-column: 74
108 version-control: never
109 End: