Upload Tizen:Base source
[external/binutils.git] / ld / testsuite / ld-arm / vxworks1.dd
1
2 .*:     file format .*
3
4 Disassembly of section \.plt:
5
6 00080800 <_PROCEDURE_LINKAGE_TABLE_>:
7    80800:       e52dc008        str     ip, \[sp, #-8\]!
8    80804:       e59fc000        ldr     ip, \[pc, #0\]  ; 8080c <.*>
9    80808:       e59cf008        ldr     pc, \[ip, #8\]
10    8080c:       00081400        .word   0x00081400
11                         8080c: R_ARM_ABS32      _GLOBAL_OFFSET_TABLE_
12    80810:       e59fc000        ldr     ip, \[pc, #0\]  ; 80818 <.*>
13    80814:       e59cf000        ldr     pc, \[ip\]
14    80818:       0008140c        .word   0x0008140c
15                         80818: R_ARM_ABS32      _GLOBAL_OFFSET_TABLE_\+0xc
16    8081c:       e59fc000        ldr     ip, \[pc, #0\]  ; 80824 <.*>
17    80820:       eafffff6        b       80800 <.*>
18    80824:       00000000        .word   0x00000000
19    80828:       e59fc000        ldr     ip, \[pc, #0\]  ; 80830 <.*>
20    8082c:       e59cf000        ldr     pc, \[ip\]
21    80830:       00081410        .word   0x00081410
22                         80830: R_ARM_ABS32      _GLOBAL_OFFSET_TABLE_\+0x10
23    80834:       e59fc000        ldr     ip, \[pc, #0\]  ; 8083c <.*>
24    80838:       eafffff0        b       80800 <.*>
25    8083c:       0000000c        .word   0x0000000c
26 Disassembly of section \.text:
27
28 00080c00 <_start>:
29    80c00:       ebffff08        bl      80828 <.*>
30                         80c00: R_ARM_PC24       \.plt\+0x20
31    80c04:       eb000000        bl      80c0c <sexternal>
32                         80c04: R_ARM_PC24       sexternal\+0xfffffff8
33    80c08:       eaffff00        b       80810 <.*>
34                         80c08: R_ARM_PC24       \.plt\+0x8
35
36 00080c0c <sexternal>:
37    80c0c:       e1a0f00e        mov     pc, lr