2 * Copyright (C) 2014 Spreadtrum Communications Inc.
\r
4 * This program is free software; you can redistribute it and/or
\r
5 * modify it under the terms of the GNU General Public License
\r
6 * as published by the Free Software Foundation; either version 2
\r
7 * of the License, or (at your option) any later version.
\r
9 * This program is distributed in the hope that it will be useful,
\r
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
12 * GNU General Public License for more details.
\r
14 *************************************************
\r
15 * Automatically generated C header: do not edit *
\r
16 *************************************************
\r
19 #ifndef __SCI_GLB_REGS_H__
\r
20 #error "Don't include this file directly, Pls include sci_glb_regs.h"
\r
24 #ifndef __H_REGS_APB_RF_CP2_HEADFILE_H__
\r
25 #define __H_REGS_APB_RF_CP2_HEADFILE_H__ __FILE__
\r
27 #define REGS_APB_RF_CP2
\r
29 /* registers definitions for APB_RF_CP2 */
\r
30 #define REG_APB_RF_CP2_APB_RST SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0000)
\r
31 #define REG_APB_RF_CP2_MCU_SOFT_RST SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0004)
\r
32 #define REG_APB_RF_CP2_APB_EB SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0018)
\r
33 #define REG_APB_RF_CP2_APB_EB1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x001C)
\r
34 #define REG_APB_RF_CP2_APB_CLK_CTL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0020)
\r
35 #define REG_APB_RF_CP2_APB_CLK_CTL1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0024)
\r
36 #define REG_APB_RF_CP2_APB_SLP_CTL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0030)
\r
37 #define REG_APB_RF_CP2_APB_INT_STS0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0034)
\r
38 #define REG_APB_RF_CP2_APB_INT_SET_CLR0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0038)
\r
39 #define REG_APB_RF_CP2_WIFI_BUF_BASE SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x003C)
\r
40 #define REG_APB_RF_CP2_CLK_TOP_CTRL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0040)
\r
41 #define REG_APB_RF_CP2_CLK_TOP_CTRL1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0044)
\r
42 #define REG_APB_RF_CP2_FPGADEBUG SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0048)
\r
43 #define REG_APB_RF_CP2_APB_BT_DAC_CTR0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0050)
\r
44 #define REG_APB_RF_CP2_APB_BT_DAC_CTR1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0054)
\r
45 #define REG_APB_RF_CP2_APB_BT_DAC_CTR2 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0058)
\r
46 #define REG_APB_RF_CP2_APB_BT_DAC_STS0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x005C)
\r
47 #define REG_APB_RF_CP2_APB_BT_DAC_STS1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0060)
\r
48 #define REG_APB_RF_CP2_APB_BT_ADC_CTR0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0064)
\r
49 #define REG_APB_RF_CP2_APB_BT_ADC_CTR1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0068)
\r
50 #define REG_APB_RF_CP2_APB_BT_ADC_CTR2 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x006C)
\r
51 #define REG_APB_RF_CP2_WIFI_SYS0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0070)
\r
52 #define REG_APB_RF_CP2_WIFI_SYS1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0074)
\r
53 #define REG_APB_RF_CP2_APB_WIFI_ADC_CTR0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0078)
\r
54 #define REG_APB_RF_CP2_APB_WIFI_ADC_CTR1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x007C)
\r
55 #define REG_APB_RF_CP2_ARM7_RDATA_FROM_ARM9 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0080)
\r
56 #define REG_APB_RF_CP2_ARM7_WDATA_TO_ARM9 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0084)
\r
57 #define REG_APB_RF_CP2_CP2_BB_CTRL SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0088)
\r
58 #define REG_APB_RF_CP2_WIFI_BT_CFG0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0090)
\r
59 #define REG_APB_RF_CP2_WIFI_BT_CFG1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0094)
\r
60 #define REG_APB_RF_CP2_WIFI_BT_CFG2 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0098)
\r
61 #define REG_APB_RF_CP2_WIFI_BT_CFG3 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x009C)
\r
62 #define REG_APB_RF_CP2_WIFI_DFT_CTRTL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00A0)
\r
63 #define REG_APB_RF_CP2_WIFI_DFT_CTRTL1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00A4)
\r
64 #define REG_APB_RF_CP2_WIFI_DFT_CTRTL2 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00A8)
\r
65 #define REG_APB_RF_CP2_WB_ADA_CTRTL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00B0)
\r
66 #define REG_APB_RF_CP2_WB_ADA_CTRTL1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00B4)
\r
67 #define REG_APB_RF_CP2_WB_ADA_CTRTL2 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00B8)
\r
68 #define REG_APB_RF_CP2_WB_ADA_CTRTL3 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00BC)
\r
69 #define REG_APB_RF_CP2_WB_ADA_RESULT0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00C0)
\r
70 #define REG_APB_RF_CP2_WB_ADA_RESULT1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00C4)
\r
71 #define REG_APB_RF_CP2_WB_ADA_RESULT2 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00C8)
\r
72 #define REG_APB_RF_CP2_WB_ADA_RESULT3 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00CC)
\r
73 #define REG_APB_RF_CP2_WB_DBG_RESULT0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00D0)
\r
74 #define REG_APB_RF_CP2_WB_DBG_RESULT1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00D4)
\r
75 #define REG_APB_RF_CP2_WB_DAC_DBG_DAT SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00D8)
\r
76 #define REG_APB_RF_CP2_BT_FUNC_DBG SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x00DC)
\r
77 #define REG_APB_RF_CP2_APB_ARCH_PORT SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0100)
\r
78 #define REG_APB_RF_CP2_IN_AXI_ADDR SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0104)
\r
79 #define REG_APB_RF_CP2_IN_CFG_SIZE SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0108)
\r
80 #define REG_APB_RF_CP2_APB_MISC_CTL SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0200)
\r
81 #define REG_APB_RF_CP2_APB_MISC_CTL1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0204)
\r
82 #define REG_APB_RF_CP2_WIFI_SARADC_CTRL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0208)
\r
83 #define REG_APB_RF_CP2_WIFI_SARADC_CTRL1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x020C)
\r
84 #define REG_APB_RF_CP2_BT_SARADC_CTRL1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0210)
\r
85 #define REG_APB_RF_CP2_BT_SARADC_CTRL2 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0214)
\r
86 #define REG_APB_RF_CP2_WBT_DAC_CTRL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0218)
\r
87 #define REG_APB_RF_CP2_WBT_ANA_STS0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x022C)
\r
88 #define REG_APB_RF_CP2_WBT_ANA_STS1 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0230)
\r
89 #define REG_APB_RF_CP2_WIFI_CTRL0 SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0234)
\r
90 #define REG_APB_RF_CP2_WIFI_DAC_DFT SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x0238)
\r
91 #define REG_APB_RF_CP2_WIFI_ADC_DFT SCI_ADDR(REGS_APB_RF_CP2_BASE, 0x023C)
\r
95 /* bits definitions for register REG_APB_RF_CP2_APB_RST */
\r
96 #define BIT_PHY_SOFT_RST ( BIT(20) )
\r
97 #define BIT_MAC_SOFT_RST ( BIT(19) )
\r
98 #define BIT_GPIO_SOFT_RST ( BIT(18) )
\r
99 #define BIT_ADI_SOFT_RST ( BIT(17) )
\r
100 #define BIT_VBC_SOFT_RST ( BIT(16) )
\r
101 #define BIT_AUD_SOFT_RST ( BIT(15) )
\r
102 #define BIT_VPU_SOFT_RST ( BIT(14) )
\r
103 #define BIT_FM_SOFT_RST ( BIT(13) )
\r
104 #define BIT_IPI_SOFT_RST ( BIT(12) )
\r
105 #define BIT_WIFI_SOFT_RST ( BIT(11) )
\r
106 #define BIT_IIS_SOFT_RST ( BIT(10) )
\r
107 #define BIT_EIC_SOFT_RST ( BIT(9) )
\r
108 #define BIT_BT_SOFT_RST ( BIT(8) )
\r
109 #define BIT_WDG_SOFT_RST ( BIT(7) )
\r
110 #define BIT_TMR1_SOFT_RST ( BIT(6) )
\r
111 #define BIT_TMR0_SOFT_RST ( BIT(5) )
\r
112 #define BIT_SYST_SOFT_RST ( BIT(4) )
\r
113 #define BIT_UART1_SOFT_RST ( BIT(3) )
\r
114 #define BIT_UART0_SOFT_RST ( BIT(2) )
\r
116 /* bits definitions for register REG_APB_RF_CP2_MCU_SOFT_RST */
\r
117 #define BIT_MCU_SOFT_RST_SET ( BIT(0) )
\r
119 /* bits definitions for register REG_APB_RF_CP2_APB_EB */
\r
120 #define BIT_GPIO_EB ( BIT(24) )
\r
121 #define BIT_ADI_EB ( BIT(23) )
\r
122 #define BIT_VBC_EB ( BIT(22) )
\r
123 #define BIT_AUD_EB ( BIT(21) )
\r
124 #define BIT_VPU_EB ( BIT(20) )
\r
125 #define BIT_FM_EB ( BIT(19) )
\r
126 #define BIT_IPI_EB ( BIT(18) )
\r
127 #define BIT_WIFI_EB ( BIT(17) )
\r
128 #define BIT_IIS_EB ( BIT(16) )
\r
129 #define BIT_EIC_RTCDV5_EB ( BIT(15) )
\r
130 #define BIT_EIC_EB ( BIT(14) )
\r
131 #define BIT_BT_RTC_EB ( BIT(13) )
\r
132 #define BIT_TMR1_RTC_EB ( BIT(12) )
\r
133 #define BIT_TMR0_RTC_EB ( BIT(11) )
\r
134 #define BIT_SYST_RTC_EB ( BIT(10) )
\r
135 #define BIT_WDG_RTC_EB ( BIT(9) )
\r
136 #define BIT_BT_EB ( BIT(8) )
\r
137 #define BIT_WDG_EB ( BIT(7) )
\r
138 #define BIT_TMR1_EB ( BIT(6) )
\r
139 #define BIT_TMR0_EB ( BIT(5) )
\r
140 #define BIT_SYST_EB ( BIT(4) )
\r
141 #define BIT_UART1_EB ( BIT(3) )
\r
142 #define BIT_UART0_EB ( BIT(2) )
\r
144 /* bits definitions for register REG_APB_RF_CP2_APB_EB1 */
\r
145 #define BIT_APB_ARCH_RTC_EB ( BIT(1) )
\r
146 #define BIT_APB_ARCH_EB ( BIT(0) )
\r
148 /* bits definitions for register REG_APB_RF_CP2_APB_CLK_CTL0 */
\r
149 #define BITS_CLK_WTDAC_CTRL(_X_) ( (_X_) << 20 & (BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
\r
150 #define BIT_CLK_BT_26M_SRC_SEL ( BIT(19) )
\r
151 #define BITS_CLK_BT_DA_SEL(_X_) ( (_X_) << 17 & (BIT(17)|BIT(18)) )
\r
152 #define BITS_CLK_BT_AD_SEL(_X_) ( (_X_) << 15 & (BIT(15)|BIT(16)) )
\r
153 #define BITS_CLK_UART0_SEL(_X_) ( (_X_) << 13 & (BIT(13)|BIT(14)) )
\r
154 #define BIT_CLK_BT_26M_SEL ( BIT(12) )
\r
155 #define BIT_CLK_BT_24M_SEL ( BIT(11) )
\r
156 #define BITS_CLK_IIS_SEL(_X_) ( (_X_) << 9 & (BIT(9)|BIT(10)) )
\r
157 #define BITS_CLK_VPU_SEL(_X_) ( (_X_) << 7 & (BIT(7)|BIT(8)) )
\r
158 #define BITS_CLK_UART1_SEL(_X_) ( (_X_) << 5 & (BIT(5)|BIT(6)) )
\r
159 #define BIT_CLK_WIFI_120M_EN ( BIT(4) )
\r
160 #define BIT_CLK_WIFI_26M_EN ( BIT(3) )
\r
161 #define BIT_CLK_WIFI_80M_EN ( BIT(2) )
\r
162 #define BIT_CLK_WIFI_44M_EN ( BIT(1) )
\r
163 #define BIT_CLK_WIFI_40M_EN ( BIT(0) )
\r
165 /* bits definitions for register REG_APB_RF_CP2_APB_CLK_CTL1 */
\r
166 #define BITS_CLK_IIS_DIV(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)) )
\r
168 /* bits definitions for register REG_APB_RF_CP2_APB_SLP_CTL0 */
\r
169 #define BIT_APB_FORCE_ON ( BIT(2) )
\r
170 #define BIT_APB_FORCE_SLEEP ( BIT(1) )
\r
172 /* bits definitions for register REG_APB_RF_CP2_APB_INT_STS0 */
\r
173 #define BIT_ARM9_FRQ ( BIT(3) )
\r
174 #define BIT_ARM9_IRQ ( BIT(2) )
\r
175 #define BIT_ARM7_MCU_FRQ ( BIT(1) )
\r
176 #define BIT_ARM7_MCU_IRQ ( BIT(0) )
\r
178 /* bits definitions for register REG_APB_RF_CP2_APB_INT_SET_CLR0 */
\r
179 #define BIT_ARM9_FRQ_CLR ( BIT(3) )
\r
180 #define BIT_ARM9_IRQ_CLR ( BIT(2) )
\r
181 #define BIT_ARM7_MCU_FRQ_SET ( BIT(1) )
\r
182 #define BIT_ARM7_MCU_IRQ_SET ( BIT(0) )
\r
184 /* bits definitions for register REG_APB_RF_CP2_WIFI_BUF_BASE */
\r
185 #define BITS_WIFI_BUF_BASE(_X_) (_X_)
\r
187 /* bits definitions for register REG_APB_RF_CP2_CLK_TOP_CTRL0 */
\r
188 #define BITS_CLK_TOP_CTRL0(_X_) (_X_)
\r
190 /* bits definitions for register REG_APB_RF_CP2_CLK_TOP_CTRL1 */
\r
191 #define BITS_CLK_TOP_CTRL1(_X_) (_X_)
\r
193 /* bits definitions for register REG_APB_RF_CP2_FPGADEBUG */
\r
194 #define BITS_FPGADEBUG(_X_) (_X_)
\r
196 /* bits definitions for register REG_APB_RF_CP2_APB_BT_DAC_CTR0 */
\r
197 #define BITS_BT_DAC_BG_CTR(_X_) ( (_X_) << 30 & (BIT(30)|BIT(31)) )
\r
198 #define BIT_BT_DAC_EN_ADC ( BIT(26) )
\r
199 #define BIT_BT_DAC_CLK_SEL ( BIT(25) )
\r
200 #define BIT_BT_DAC_EN_MIDRANGE ( BIT(24) )
\r
201 #define BITS_BT_DAC_Q_DC(_X_) ( (_X_) << 12 & (BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)) )
\r
202 #define BITS_BT_DAC_I_DC(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
\r
204 /* bits definitions for register REG_APB_RF_CP2_APB_BT_DAC_CTR1 */
\r
205 #define BITS_BT_DAC_SEL(_X_) ( (_X_) << 29 & (BIT(29)|BIT(30)) )
\r
206 #define BIT_BT_DAC_BOOSTI_EN ( BIT(28) )
\r
207 #define BITS_BT_DAC_CFG(_X_) ( (_X_) << 25 & (BIT(25)|BIT(26)|BIT(27)) )
\r
208 #define BIT_BT_DAC_CAL_CLK_SEL ( BIT(24) )
\r
209 #define BIT_BT_DAC_PD ( BIT(23) )
\r
210 #define BITS_BT_DAC_WADDR_OVR(_X_) ( (_X_) << 19 & (BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
\r
211 #define BIT_BT_DAC_WLE_OVR ( BIT(18) )
\r
212 #define BITS_BT_DAC_WD_OVR(_X_) ( (_X_) << 2 & (BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)) )
\r
213 #define BIT_BT_DAC_W_OVR_I_QN ( BIT(1) )
\r
214 #define BIT_BT_DAC_W_OVR_EN ( BIT(0) )
\r
216 /* bits definitions for register REG_APB_RF_CP2_APB_BT_DAC_CTR2 */
\r
217 #define BIT_BB_BG_EN ( BIT(21) )
\r
218 #define BIT_BB_LDO_EN ( BIT(20) )
\r
219 #define BIT_BT_DAC_OVR_EN_CAL ( BIT(19) )
\r
220 #define BIT_BT_DAC_EN_OOSCAL ( BIT(18) )
\r
221 #define BIT_BT_DAC_IQ_SWAP ( BIT(17) )
\r
222 #define BIT_BT_DAC_CAL_START ( BIT(16) )
\r
223 #define BITS_BT_DAC_OFFSETI(_X_) ( (_X_) << 8 & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
224 #define BITS_BT_DAC_OFFSETQ(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
\r
226 /* bits definitions for register REG_APB_RF_CP2_APB_BT_DAC_STS0 */
\r
227 #define BITS_BT_DAC_WTI(_X_) ( (_X_) << 16 & (BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)|BIT(28)|BIT(29)|BIT(30)|BIT(31)) )
\r
228 #define BITS_BT_DAC_WTQ(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
230 /* bits definitions for register REG_APB_RF_CP2_APB_BT_DAC_STS1 */
\r
231 #define BITS_BT_DAC_DA_STATE(_X_) ( (_X_) << 17 & (BIT(17)|BIT(18)) )
\r
232 #define BIT_BT_DAC_DONE ( BIT(16) )
\r
233 #define BITS_BT_DAC_WQ_OVR(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
235 /* bits definitions for register REG_APB_RF_CP2_APB_BT_ADC_CTR0 */
\r
236 #define BITS_BT_ADC_SARSPD(_X_) ( (_X_) << 25 & (BIT(25)|BIT(26)) )
\r
237 #define BITS_BT_ADC_CMPSPD(_X_) ( (_X_) << 23 & (BIT(23)|BIT(24)) )
\r
238 #define BITS_BT_ADC_ADJ(_X_) ( (_X_) << 7 & (BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
\r
239 #define BITS_BT_ADC_REFBIAS(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
\r
240 #define BITS_BT_ADC_CMPBIAS(_X_) ( (_X_) << 2 & (BIT(2)|BIT(3)) )
\r
241 #define BIT_BT_ADC_MODE ( BIT(1) )
\r
242 #define BIT_BT_ADC_EN ( BIT(0) )
\r
244 /* bits definitions for register REG_APB_RF_CP2_APB_BT_ADC_CTR1 */
\r
245 #define BIT_BT_ADC_CAL ( BIT(18) )
\r
246 #define BITS_BT_ADC_DUTY(_X_) ( (_X_) << 15 & (BIT(15)|BIT(16)|BIT(17)) )
\r
247 #define BITS_BT_ADC_DLL_D(_X_) ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
\r
248 #define BIT_BT_ADC_DLL_RD ( BIT(8) )
\r
249 #define BIT_BT_ADC_DLL_SUG ( BIT(7) )
\r
250 #define BITS_BT_ADC_DLL_SET(_X_) ( (_X_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
\r
251 #define BIT_BT_ADC_DLL_OVR ( BIT(0) )
\r
253 /* bits definitions for register REG_APB_RF_CP2_APB_BT_ADC_CTR2 */
\r
254 #define BITS_BT_PTA_SL(_X_) ( (_X_) << 5 & (BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
\r
255 #define BIT_BT_CTRL ( BIT(0) )
\r
257 /* bits definitions for register REG_APB_RF_CP2_WIFI_SYS0 */
\r
258 #define BITS_WIFIMAB_CTRL(_X_) ( (_X_) << 10 & (BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
\r
259 #define BITS_WIFISAB_CTRL(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)) )
\r
261 /* bits definitions for register REG_APB_RF_CP2_WIFI_SYS1 */
\r
262 #define BITS_WIFIMAB_STS(_X_) ( (_X_) << 14 & (BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)|BIT(25)|BIT(26)|BIT(27)) )
\r
263 #define BITS_WIFISAB_STS(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
\r
265 /* bits definitions for register REG_APB_RF_CP2_APB_WIFI_ADC_CTR0 */
\r
266 #define BITS_WIFI_ADC_SARSPD(_X_) ( (_X_) << 25 & (BIT(25)|BIT(26)) )
\r
267 #define BITS_WIFI_ADC_CMPSPD(_X_) ( (_X_) << 23 & (BIT(23)|BIT(24)) )
\r
268 #define BITS_WIFI_ADC_ADJ(_X_) ( (_X_) << 7 & (BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)|BIT(20)|BIT(21)|BIT(22)) )
\r
269 #define BITS_WIFI_ADC_REFBIAS(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
\r
270 #define BITS_WIFI_ADC_CMPBIAS(_X_) ( (_X_) << 2 & (BIT(2)|BIT(3)) )
\r
271 #define BIT_WIFI_ADC_MODE ( BIT(1) )
\r
272 #define BIT_WIFI_ADC_EN ( BIT(0) )
\r
274 /* bits definitions for register REG_APB_RF_CP2_APB_WIFI_ADC_CTR1 */
\r
275 #define BIT_WIFI_ADC_CAL ( BIT(18) )
\r
276 #define BITS_WIFI_ADC_DUTY(_X_) ( (_X_) << 15 & (BIT(15)|BIT(16)|BIT(17)) )
\r
277 #define BITS_WIFI_ADC_DLL_D(_X_) ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
\r
278 #define BIT_WIFI_ADC_DLL_RD ( BIT(8) )
\r
279 #define BIT_WIFI_ADC_DLL_SUG ( BIT(7) )
\r
280 #define BITS_WIFI_ADC_DLL_SET(_X_) ( (_X_) << 1 & (BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )
\r
281 #define BIT_WIFI_ADC_DLL_OVR ( BIT(0) )
\r
283 /* bits definitions for register REG_APB_RF_CP2_ARM7_RDATA_FROM_ARM9 */
\r
284 #define BITS_ARM7_RDATA_FROM_ARM9(_X_) (_X_)
\r
286 /* bits definitions for register REG_APB_RF_CP2_ARM7_WDATA_TO_ARM9 */
\r
287 #define BITS_ARM7_WDATA_TO_ARM9(_X_) (_X_)
\r
289 /* bits definitions for register REG_APB_RF_CP2_CP2_BB_CTRL */
\r
290 #define BITS_BB_LOCAL_CTRL(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
292 /* bits definitions for register REG_APB_RF_CP2_WIFI_BT_CFG0 */
\r
293 #define BITS_WIFI_BT_CFG0(_X_) (_X_)
\r
295 /* bits definitions for register REG_APB_RF_CP2_WIFI_BT_CFG1 */
\r
296 #define BITS_WIFI_BT_CFG1(_X_) (_X_)
\r
298 /* bits definitions for register REG_APB_RF_CP2_WIFI_BT_CFG2 */
\r
299 #define BITS_WIFI_BT_CFG2(_X_) (_X_)
\r
301 /* bits definitions for register REG_APB_RF_CP2_WIFI_BT_CFG3 */
\r
302 #define BITS_WIFI_BT_CFG3(_X_) (_X_)
\r
304 /* bits definitions for register REG_APB_RF_CP2_WIFI_DFT_CTRTL0 */
\r
305 #define BITS_WIFI_DFT_CTRTL0(_X_) (_X_)
\r
307 /* bits definitions for register REG_APB_RF_CP2_WIFI_DFT_CTRTL1 */
\r
308 #define BITS_WIFI_DFT_CTRTL1(_X_) (_X_)
\r
310 /* bits definitions for register REG_APB_RF_CP2_WIFI_DFT_CTRTL2 */
\r
311 #define BITS_WIFI_DFT_CTRTL2(_X_) (_X_)
\r
313 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_CTRTL0 */
\r
314 #define BITS_WB_ADA_CTRTL0(_X_) (_X_)
\r
316 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_CTRTL1 */
\r
317 #define BITS_WB_ADA_CTRTL1(_X_) (_X_)
\r
319 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_CTRTL2 */
\r
320 #define BITS_WB_ADA_CTRTL2(_X_) (_X_)
\r
322 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_CTRTL3 */
\r
323 #define BITS_WB_ADA_CTRTL3(_X_) (_X_)
\r
325 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_RESULT0 */
\r
326 #define BITS_WB_ADA_RESULT0(_X_) (_X_)
\r
328 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_RESULT1 */
\r
329 #define BITS_WB_ADA_RESULT1(_X_) (_X_)
\r
331 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_RESULT2 */
\r
332 #define BITS_WB_ADA_RESULT2(_X_) (_X_)
\r
334 /* bits definitions for register REG_APB_RF_CP2_WB_ADA_RESULT3 */
\r
335 #define BITS_WB_ADA_RESULT3(_X_) (_X_)
\r
337 /* bits definitions for register REG_APB_RF_CP2_WB_DBG_RESULT0 */
\r
338 #define BITS_WB_DBG_RESULT0(_X_) (_X_)
\r
340 /* bits definitions for register REG_APB_RF_CP2_WB_DBG_RESULT1 */
\r
341 #define BITS_WB_DBG_RESULT1(_X_) (_X_)
\r
343 /* bits definitions for register REG_APB_RF_CP2_WB_DAC_DBG_DAT */
\r
344 #define BITS_WBDAC_IQ_TEST_DAT(_X_) (_X_)
\r
346 /* bits definitions for register REG_APB_RF_CP2_BT_FUNC_DBG */
\r
347 #define BITS_BT_FUNC_DBG(_X_) (_X_)
\r
349 /* bits definitions for register REG_APB_RF_CP2_APB_ARCH_PORT */
\r
350 #define BIT_MCU_PROT_GLB ( BIT(16) )
\r
351 #define BITS_MCU_PROT_CHECK(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
353 /* bits definitions for register REG_APB_RF_CP2_IN_AXI_ADDR */
\r
354 #define BITS_IN_AXI_ADDR(_X_) (_X_)
\r
356 /* bits definitions for register REG_APB_RF_CP2_IN_CFG_SIZE */
\r
357 #define BITS_IN_CFG_SIZE(_X_) (_X_)
\r
359 /* bits definitions for register REG_APB_RF_CP2_APB_MISC_CTL */
\r
360 #define BIT_FPGA_SPI_SEL ( BIT(16) )
\r
361 #define BIT_TEST_DBG_MODE3 ( BIT(10) )
\r
362 #define BIT_TEST_DBG_MODE2 ( BIT(9) )
\r
363 #define BIT_TEST_DBG_MODE1 ( BIT(8) )
\r
364 #define BIT_TEST_DBG_MODE0 ( BIT(7) )
\r
365 #define BIT_BT_MAHB_SLEEP_EN ( BIT(6) )
\r
366 #define BIT_DSP2BT_IND ( BIT(5) )
\r
367 #define BIT_ROM_CLK_FORCE_EN ( BIT(4) )
\r
368 #define BIT_ARM7_JTAG_EN ( BIT(3) )
\r
369 #define BITS_ARM7_CACHE_SIZE(_X_) ( (_X_) << 1 & (BIT(1)|BIT(2)) )
\r
370 #define BIT_ARM7_CACHE_EN ( BIT(0) )
\r
372 /* bits definitions for register REG_APB_RF_CP2_APB_MISC_CTL1 */
\r
373 #define BITS_ARM7_HWRST1_REG(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
\r
375 /* bits definitions for register REG_APB_RF_CP2_WIFI_SARADC_CTRL0 */
\r
376 #define BIT_WIFI_SARAD_CLK_SEL ( BIT(26) )
\r
377 #define BIT_WIFI_SARAD_DEBUG_EN ( BIT(25) )
\r
378 #define BITS_WIFI_SARAD_CALADDR(_X_) ( (_X_) << 19 & (BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
\r
379 #define BIT_WIFI_SARAD_CALEN ( BIT(18) )
\r
380 #define BIT_WIFI_SARAD_CALRD ( BIT(17) )
\r
381 #define BIT_WIFI_SARAD_CAL_RSTN ( BIT(16) )
\r
382 #define BIT_WIFI_SARAD_DLLEN ( BIT(15) )
\r
383 #define BITS_WIFI_SARAD_DLLIN(_X_) ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
\r
384 #define BITS_WIFI_SARAD_DLLOOF(_X_) ( (_X_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
\r
385 #define BIT_WIFI_SARAD_DLLRD ( BIT(2) )
\r
386 #define BIT_WIFI_SARAD_DLLWR ( BIT(1) )
\r
387 #define BIT_WIFI_SARAD_DLL_RSTN ( BIT(0) )
\r
389 /* bits definitions for register REG_APB_RF_CP2_WIFI_SARADC_CTRL1 */
\r
390 #define BITS_WIFI_SARAD_QUANT_BOOST(_X_) ( (_X_) << 27 & (BIT(27)|BIT(28)) )
\r
391 #define BITS_WIFI_SARAD_VREF_BOOST(_X_) ( (_X_) << 25 & (BIT(25)|BIT(26)) )
\r
392 #define BITS_WIFI_SARAD_VREF_SEL(_X_) ( (_X_) << 23 & (BIT(23)|BIT(24)) )
\r
393 #define BITS_WIFI_SARAD_BIT_SEL(_X_) ( (_X_) << 21 & (BIT(21)|BIT(22)) )
\r
394 #define BITS_WIFI_SARAD_DELAY_CAP(_X_) ( (_X_) << 19 & (BIT(19)|BIT(20)) )
\r
395 #define BIT_WIFI_SARAD_VCM_SEL ( BIT(18) )
\r
396 #define BIT_WIFI_SARAD_DIG_CLK_SEL ( BIT(17) )
\r
397 #define BIT_WIFI_SARAD_CAL ( BIT(16) )
\r
398 #define BITS_WIFI_SARAD_RESERVE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
400 /* bits definitions for register REG_APB_RF_CP2_BT_SARADC_CTRL1 */
\r
401 #define BIT_BT_SARAD_PD ( BIT(27) )
\r
402 #define BIT_BT_SARAD_ADCS_EN ( BIT(26) )
\r
403 #define BIT_BT_SARAD_DEBUG_EN ( BIT(25) )
\r
404 #define BITS_BT_SARAD_CALADDR(_X_) ( (_X_) << 19 & (BIT(19)|BIT(20)|BIT(21)|BIT(22)|BIT(23)|BIT(24)) )
\r
405 #define BIT_BT_SARAD_CALEN ( BIT(18) )
\r
406 #define BIT_BT_SARAD_CALRD ( BIT(17) )
\r
407 #define BIT_BT_SARAD_CAL_RSTN ( BIT(16) )
\r
408 #define BIT_BT_SARAD_DLLEN ( BIT(15) )
\r
409 #define BITS_BT_SARAD_DLLIN(_X_) ( (_X_) << 9 & (BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
\r
410 #define BITS_BT_SARAD_DLLOOF(_X_) ( (_X_) << 3 & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
\r
411 #define BIT_BT_SARAD_DLLRD ( BIT(2) )
\r
412 #define BIT_BT_SARAD_DLLWR ( BIT(1) )
\r
413 #define BIT_BT_SARAD_DLL_RSTN ( BIT(0) )
\r
415 /* bits definitions for register REG_APB_RF_CP2_BT_SARADC_CTRL2 */
\r
416 #define BITS_BT_SARAD_QUANT_BOOST(_X_) ( (_X_) << 27 & (BIT(27)|BIT(28)) )
\r
417 #define BITS_BT_SARAD_VREF_BOOST(_X_) ( (_X_) << 25 & (BIT(25)|BIT(26)) )
\r
418 #define BITS_BT_SARAD_VREF_SEL(_X_) ( (_X_) << 23 & (BIT(23)|BIT(24)) )
\r
419 #define BITS_BT_SARAD_BIT_SEL(_X_) ( (_X_) << 21 & (BIT(21)|BIT(22)) )
\r
420 #define BITS_BT_SARAD_DELAY_CAP(_X_) ( (_X_) << 19 & (BIT(19)|BIT(20)) )
\r
421 #define BIT_BT_SARAD_VCM_SEL ( BIT(18) )
\r
422 #define BIT_BT_SARAD_DIG_CLK_SEL ( BIT(17) )
\r
423 #define BIT_BT_SARAD_CAL ( BIT(16) )
\r
424 #define BITS_BT_SARAD_RESERVE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
\r
426 /* bits definitions for register REG_APB_RF_CP2_WBT_DAC_CTRL0 */
\r
427 #define BIT_WBT_DAC_SOFT_RST ( BIT(8) )
\r
428 #define BITS_WBT_DAC_PCTRL(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)) )
\r
429 #define BITS_WBT_DAC_RESERVE(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )
\r
431 /* bits definitions for register REG_APB_RF_CP2_WBT_ANA_STS0 */
\r
432 #define BITS_WIFI_SARAD_CALRDOUT(_X_) ( (_X_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
\r
433 #define BITS_WIFI_SARAD_DLL_OUT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )
\r
435 /* bits definitions for register REG_APB_RF_CP2_WBT_ANA_STS1 */
\r
436 #define BIT_WIFIPLL2_LOCK_DONE ( BIT(21) )
\r
437 #define BIT_WIFIPLL1_LOCK_DONE ( BIT(20) )
\r
438 #define BITS_BT_SARAD_CALRDOUT(_X_) ( (_X_) << 6 & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)|BIT(16)|BIT(17)|BIT(18)|BIT(19)) )
\r
439 #define BITS_BT_SARAD_DLL_OUT(_X_) ( (_X_) & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)) )
\r
441 /* bits definitions for register REG_APB_RF_CP2_WIFI_CTRL0 */
\r
442 #define BITS_WIFI_IN_CAP_SWT(_X_) ( (_X_) << 14 & (BIT(14)|BIT(15)) )
\r
443 #define BITS_WIFI_SLEEP_CFG(_X_) ( (_X_) << 4 & (BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)) )
\r
444 #define BIT_WB_EN_B_RG ( BIT(2) )
\r
445 #define BIT_WB_EN_A_RG ( BIT(1) )
\r
446 #define BIT_WB_EN_SEL ( BIT(0) )
\r
448 /* bits definitions for register REG_APB_RF_CP2_WIFI_DAC_DFT */
\r
449 #define BITS_WIFI_DAC_DFT(_X_) (_X_)
\r
451 /* bits definitions for register REG_APB_RF_CP2_WIFI_ADC_DFT */
\r
452 #define BITS_WIFI_ADC_DFT(_X_) (_X_)
\r