include/configs/uniphier.h

   1 /*
   2  * Copyright (C) 2012-2015 Panasonic Corporation
   3  * Copyright (C) 2015-2016 Socionext Inc.
   4  *   Author: Masahiro Yamada <yamada.masahiro@socionext.com>
   5  *
   6  * SPDX-License-Identifier:     GPL-2.0+
   7  */
   8
   9 /* U-Boot - Common settings for UniPhier Family */
  10
  11 #ifndef __CONFIG_UNIPHIER_COMMON_H__
  12 #define __CONFIG_UNIPHIER_COMMON_H__
  13
  14 #define CONFIG_ARMV7_PSCI_1_0
  15
  16 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS  10
  17
  18 /*-----------------------------------------------------------------------
  19  * MMU and Cache Setting
  20  *----------------------------------------------------------------------*/
  21
  22 /* Comment out the following to enable L1 cache */
  23 /* #define CONFIG_SYS_ICACHE_OFF */
  24 /* #define CONFIG_SYS_DCACHE_OFF */
  25
  26 #define CONFIG_BOARD_LATE_INIT
  27
  28 #define CONFIG_SYS_MALLOC_LEN           (4 * 1024 * 1024)
  29
  30 #define CONFIG_TIMESTAMP
  31
  32 /* FLASH related */
  33 #define CONFIG_MTD_DEVICE
  34
  35 #define CONFIG_SMC911X_32_BIT
  36 /* dummy: referenced by examples/standalone/smc911x_eeprom.c */
  37 #define CONFIG_SMC911X_BASE     0
  38
  39 #ifdef CONFIG_MICRO_SUPPORT_CARD
  40 #define CONFIG_SMC911X
  41 #else
  42 #define CONFIG_SYS_NO_FLASH
  43 #endif
  44
  45 #define CONFIG_FLASH_CFI_DRIVER
  46 #define CONFIG_SYS_FLASH_CFI
  47
  48 #define CONFIG_SYS_MAX_FLASH_SECT       256
  49 #define CONFIG_SYS_MONITOR_BASE         0
  50 #define CONFIG_SYS_MONITOR_LEN          0x00080000      /* 512KB */
  51 #define CONFIG_SYS_FLASH_BASE           0
  52
  53 /*
  54  * flash_toggle does not work for our support card.
  55  * We need to use flash_status_poll.
  56  */
  57 #define CONFIG_SYS_CFI_FLASH_STATUS_POLL
  58
  59 #define CONFIG_FLASH_SHOW_PROGRESS      45 /* count down from 45/5: 9..1 */
  60
  61 #define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
  62
  63 /* serial console configuration */
  64 #define CONFIG_BAUDRATE                 115200
  65
  66 #if !defined(CONFIG_SPL_BUILD) && !defined(CONFIG_ARM64)
  67 #define CONFIG_USE_ARCH_MEMSET
  68 #define CONFIG_USE_ARCH_MEMCPY
  69 #endif
  70
  71 #define CONFIG_SYS_LONGHELP             /* undef to save memory */
  72
  73 #define CONFIG_CMDLINE_EDITING          /* add command line history     */
  74 #define CONFIG_SYS_CBSIZE               1024    /* Console I/O Buffer Size */
  75 /* Print Buffer Size */
  76 #define CONFIG_SYS_PBSIZE               (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
  77 #define CONFIG_SYS_MAXARGS              16      /* max number of command */
  78 /* Boot Argument Buffer Size */
  79 #define CONFIG_SYS_BARGSIZE             (CONFIG_SYS_CBSIZE)
  80
  81 #define CONFIG_CONS_INDEX               1
  82
  83 /* #define CONFIG_ENV_IS_NOWHERE */
  84 /* #define CONFIG_ENV_IS_IN_NAND */
  85 #define CONFIG_ENV_IS_IN_MMC
  86 #define CONFIG_ENV_OFFSET                       0x80000
  87 #define CONFIG_ENV_SIZE                         0x2000
  88 /* #define CONFIG_ENV_OFFSET_REDUND     (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE) */
  89
  90 #define CONFIG_SYS_MMC_ENV_DEV          0
  91 #define CONFIG_SYS_MMC_ENV_PART         1
  92
  93 #ifdef CONFIG_ARM64
  94 #define CPU_RELEASE_ADDR                        0x80000000
  95 #define COUNTER_FREQUENCY                       50000000
  96 #define CONFIG_GICV3
  97 #define GICD_BASE                               0x5fe00000
  98 #if defined(CONFIG_ARCH_UNIPHIER_LD11)
  99 #define GICR_BASE                               0x5fe40000
 100 #elif defined(CONFIG_ARCH_UNIPHIER_LD20)
 101 #define GICR_BASE                               0x5fe80000
 102 #endif
 103 #else
 104 /* Time clock 1MHz */
 105 #define CONFIG_SYS_TIMER_RATE                   1000000
 106 #endif
 107
 108
 109 #define CONFIG_SYS_MAX_NAND_DEVICE                      1
 110 #define CONFIG_SYS_NAND_MAX_CHIPS                       2
 111 #define CONFIG_SYS_NAND_ONFI_DETECTION
 112
 113 #define CONFIG_NAND_DENALI_ECC_SIZE                     1024
 114
 115 #ifdef CONFIG_ARCH_UNIPHIER_SLD3
 116 #define CONFIG_SYS_NAND_REGS_BASE                       0xf8100000
 117 #define CONFIG_SYS_NAND_DATA_BASE                       0xf8000000
 118 #else
 119 #define CONFIG_SYS_NAND_REGS_BASE                       0x68100000
 120 #define CONFIG_SYS_NAND_DATA_BASE                       0x68000000
 121 #endif
 122
 123 #define CONFIG_SYS_NAND_BASE            (CONFIG_SYS_NAND_DATA_BASE + 0x10)
 124
 125 #define CONFIG_SYS_NAND_USE_FLASH_BBT
 126 #define CONFIG_SYS_NAND_BAD_BLOCK_POS                   0
 127
 128 /* USB */
 129 #define CONFIG_USB_MAX_CONTROLLER_COUNT         2
 130 #define CONFIG_SYS_USB_XHCI_MAX_ROOT_PORTS      4
 131 #define CONFIG_FAT_WRITE
 132 #define CONFIG_DOS_PARTITION
 133
 134 /* SD/MMC */
 135 #define CONFIG_SUPPORT_EMMC_BOOT
 136 #define CONFIG_GENERIC_MMC
 137
 138 /* memtest works on */
 139 #define CONFIG_SYS_MEMTEST_START        CONFIG_SYS_SDRAM_BASE
 140 #define CONFIG_SYS_MEMTEST_END          (CONFIG_SYS_SDRAM_BASE + 0x01000000)
 141
 142 /*
 143  * Network Configuration
 144  */
 145 #define CONFIG_SERVERIP                 192.168.11.1
 146 #define CONFIG_IPADDR                   192.168.11.10
 147 #define CONFIG_GATEWAYIP                192.168.11.1
 148 #define CONFIG_NETMASK                  255.255.255.0
 149
 150 #define CONFIG_LOADADDR                 0x84000000
 151 #define CONFIG_SYS_LOAD_ADDR            CONFIG_LOADADDR
 152
 153 #define CONFIG_CMDLINE_EDITING          /* add command line history     */
 154
 155 #define CONFIG_BOOTCOMMAND              "run $bootmode"
 156
 157 #define CONFIG_ROOTPATH                 "/nfs/root/path"
 158 #define CONFIG_NFSBOOTCOMMAND                                           \
 159         "setenv bootargs $bootargs root=/dev/nfs rw "                   \
 160         "nfsroot=$serverip:$rootpath "                                  \
 161         "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off;" \
 162                 "run __nfsboot"
 163
 164 #ifdef CONFIG_FIT
 165 #define CONFIG_BOOTFILE                 "fitImage"
 166 #define LINUXBOOT_ENV_SETTINGS \
 167         "fit_addr=0x00100000\0" \
 168         "fit_addr_r=0x84100000\0" \
 169         "fit_size=0x00f00000\0" \
 170         "norboot=setexpr fit_addr $nor_base + $fit_addr &&" \
 171                 "bootm $fit_addr\0" \
 172         "nandboot=nand read $fit_addr_r $fit_addr $fit_size &&" \
 173                 "bootm $fit_addr_r\0" \
 174         "tftpboot=tftpboot $fit_addr_r $bootfile &&" \
 175                 "bootm $fit_addr_r\0" \
 176         "__nfsboot=run tftpboot\0"
 177 #else
 178 #ifdef CONFIG_ARM64
 179 #define CONFIG_BOOTFILE                 "Image"
 180 #define LINUXBOOT_CMD                   "booti"
 181 #define KERNEL_ADDR_R                   "kernel_addr_r=0x80080000\0"
 182 #define KERNEL_SIZE                     "kernel_size=0x00c00000\0"
 183 #define RAMDISK_ADDR                    "ramdisk_addr=0x00e00000\0"
 184 #else
 185 #define CONFIG_BOOTFILE                 "zImage"
 186 #define LINUXBOOT_CMD                   "bootz"
 187 #define KERNEL_ADDR_R                   "kernel_addr_r=0x80208000\0"
 188 #define KERNEL_SIZE                     "kernel_size=0x00800000\0"
 189 #define RAMDISK_ADDR                    "ramdisk_addr=0x00a00000\0"
 190 #endif
 191 #define LINUXBOOT_ENV_SETTINGS \
 192         "fdt_addr=0x00100000\0" \
 193         "fdt_addr_r=0x84100000\0" \
 194         "fdt_size=0x00008000\0" \
 195         "kernel_addr=0x00200000\0" \
 196         KERNEL_ADDR_R \
 197         KERNEL_SIZE \
 198         RAMDISK_ADDR \
 199         "ramdisk_addr_r=0x84a00000\0" \
 200         "ramdisk_size=0x00600000\0" \
 201         "ramdisk_file=rootfs.cpio.uboot\0" \
 202         "boot_common=setexpr bootm_low $kernel_addr_r '&' fe000000 &&" \
 203                 LINUXBOOT_CMD " $kernel_addr_r $ramdisk_addr_r $fdt_addr_r\0" \
 204         "norboot=setexpr kernel_addr $nor_base + $kernel_addr &&" \
 205                 "setexpr kernel_size $kernel_size / 4 &&" \
 206                 "cp $kernel_addr $kernel_addr_r $kernel_size &&" \
 207                 "setexpr ramdisk_addr_r $nor_base + $ramdisk_addr &&" \
 208                 "setexpr fdt_addr_r $nor_base + $fdt_addr &&" \
 209                 "run boot_common\0" \
 210         "nandboot=nand read $kernel_addr_r $kernel_addr $kernel_size &&" \
 211                 "nand read $ramdisk_addr_r $ramdisk_addr $ramdisk_size &&" \
 212                 "nand read $fdt_addr_r $fdt_addr $fdt_size &&" \
 213                 "run boot_common\0" \
 214         "tftpboot=tftpboot $kernel_addr_r $bootfile &&" \
 215                 "tftpboot $ramdisk_addr_r $ramdisk_file &&" \
 216                 "tftpboot $fdt_addr_r $fdt_file &&" \
 217                 "run boot_common\0" \
 218         "__nfsboot=tftpboot $kernel_addr_r $bootfile &&" \
 219                 "tftpboot $fdt_addr_r $fdt_file &&" \
 220                 "setenv ramdisk_addr_r - &&" \
 221                 "run boot_common\0"
 222 #endif
 223
 224 #define CONFIG_EXTRA_ENV_SETTINGS                               \
 225         "netdev=eth0\0"                                         \
 226         "verify=n\0"                                            \
 227         "nor_base=0x42000000\0"                                 \
 228         "sramupdate=setexpr tmp_addr $nor_base + 0x50000 &&"    \
 229                 "tftpboot $tmp_addr u-boot-spl.bin &&"          \
 230                 "setexpr tmp_addr $nor_base + 0x60000 &&"       \
 231                 "tftpboot $tmp_addr u-boot.bin\0"               \
 232         "emmcupdate=mmcsetn &&"                                 \
 233                 "mmc partconf $mmc_first_dev 0 1 1 &&"          \
 234                 "tftpboot u-boot-spl.bin &&"                    \
 235                 "mmc write $loadaddr 0 80 &&"                   \
 236                 "tftpboot u-boot.bin &&"                        \
 237                 "mmc write $loadaddr 80 780\0"                  \
 238         "nandupdate=nand erase 0 0x00100000 &&"                 \
 239                 "tftpboot u-boot-spl.bin &&"                    \
 240                 "nand write $loadaddr 0 0x00010000 &&"          \
 241                 "tftpboot u-boot.bin &&"                        \
 242                 "nand write $loadaddr 0x00010000 0x000f0000\0"  \
 243         LINUXBOOT_ENV_SETTINGS
 244
 245 #define CONFIG_SYS_BOOTMAPSZ                    0x20000000
 246
 247 #define CONFIG_SYS_SDRAM_BASE           0x80000000
 248 #define CONFIG_NR_DRAM_BANKS            2
 249 /* for LD20; the last 64 byte is used for dynamic DDR PHY training */
 250 #define CONFIG_SYS_MEM_TOP_HIDE         64
 251
 252 #if defined(CONFIG_ARM64)
 253 #define CONFIG_SPL_TEXT_BASE            0x30000000
 254 #elif defined(CONFIG_ARCH_UNIPHIER_SLD3) || \
 255         defined(CONFIG_ARCH_UNIPHIER_LD4) || \
 256         defined(CONFIG_ARCH_UNIPHIER_SLD8)
 257 #define CONFIG_SPL_TEXT_BASE            0x00040000
 258 #else
 259 #define CONFIG_SPL_TEXT_BASE            0x00100000
 260 #endif
 261
 262 #if defined(CONFIG_ARCH_UNIPHIER_LD11)
 263 #define CONFIG_SPL_STACK                (0x30014c00)
 264 #elif defined(CONFIG_ARCH_UNIPHIER_LD20)
 265 #define CONFIG_SPL_STACK                (0x3001c000)
 266 #else
 267 #define CONFIG_SPL_STACK                (0x00100000)
 268 #endif
 269 #define CONFIG_SYS_INIT_SP_ADDR         (CONFIG_SYS_TEXT_BASE)
 270
 271 #define CONFIG_PANIC_HANG
 272
 273 #define CONFIG_SPL_FRAMEWORK
 274 #ifdef CONFIG_ARM64
 275 #define CONFIG_SPL_BOARD_LOAD_IMAGE
 276 #endif
 277
 278 #define CONFIG_SPL_BOARD_INIT
 279
 280 #define CONFIG_SYS_NAND_U_BOOT_OFFS             0x10000
 281
 282 /* subtract sizeof(struct image_header) */
 283 #define CONFIG_SYS_UBOOT_BASE                   (0x60000 - 0x40)
 284 #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x80
 285
 286 #define CONFIG_SPL_TARGET                       "u-boot-with-spl.bin"
 287 #define CONFIG_SPL_MAX_FOOTPRINT                0x10000
 288 #define CONFIG_SPL_MAX_SIZE                     0x10000
 289 #if defined(CONFIG_ARCH_UNIPHIER_LD11)
 290 #define CONFIG_SPL_BSS_START_ADDR               0x30012000
 291 #elif defined(CONFIG_ARCH_UNIPHIER_LD20)
 292 #define CONFIG_SPL_BSS_START_ADDR               0x30016000
 293 #endif
 294 #define CONFIG_SPL_BSS_MAX_SIZE                 0x2000
 295
 296 #endif /* __CONFIG_UNIPHIER_COMMON_H__ */