3 * Stefan Roese, DENX Software Engineering, sr@denx.de.
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License as
7 * published by the Free Software Foundation; either version 2 of
8 * the License, or (at your option) any later version.
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 /************************************************************************
22 * TAISHAN.h - configuration for AMCC 440GX Ref
23 ***********************************************************************/
28 /*-----------------------------------------------------------------------
29 * High Level Configuration Options
30 *----------------------------------------------------------------------*/
31 #define CONFIG_TAISHAN 1 /* Board is taishan */
32 #define CONFIG_440GX 1 /* Specifc GX support */
33 #define CONFIG_440 1 /* ... PPC440 family */
34 #define CONFIG_4xx 1 /* ... PPC4xx family */
35 #define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
37 #define CONFIG_SYS_TEXT_BASE 0xFFFC0000
40 * Include common defines/options for all AMCC eval boards
42 #define CONFIG_HOSTNAME taishan
43 #define CONFIG_USE_TTY ttyS1
44 #include "amcc-common.h"
46 #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
47 #define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */
49 /*-----------------------------------------------------------------------
50 * Base addresses -- Note these are effective addresses where the
51 * actual resources get mapped (not physical addresses)
52 *----------------------------------------------------------------------*/
53 #define CONFIG_SYS_FLASH_BASE 0xfc000000 /* start of FLASH */
54 #define CONFIG_SYS_PCI_MEMBASE 0x80000000 /* mapped pci memory */
55 #define CONFIG_SYS_ISRAM_BASE 0xc0000000 /* internal SRAM */
56 #define CONFIG_SYS_PCI_BASE 0xd0000000 /* internal PCI regs */
58 #define CONFIG_SYS_EBC0_FLASH_BASE CONFIG_SYS_FLASH_BASE
59 #define CONFIG_SYS_EBC1_FPGA_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x01000000)
60 #define CONFIG_SYS_EBC2_LCM_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x02000000)
61 #define CONFIG_SYS_EBC3_CONN_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x08000000)
63 #define CONFIG_SYS_GPIO_BASE (CONFIG_SYS_PERIPHERAL_BASE + 0x00000700)
65 /*-----------------------------------------------------------------------
66 * Initial RAM & stack pointer (placed in internal SRAM)
67 *----------------------------------------------------------------------*/
68 #define CONFIG_SYS_TEMP_STACK_OCM 1
69 #define CONFIG_SYS_OCM_DATA_ADDR CONFIG_SYS_ISRAM_BASE
70 #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_ISRAM_BASE /* Initial RAM address */
71 #define CONFIG_SYS_INIT_RAM_SIZE 0x2000 /* Size of used area in RAM*/
73 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
74 #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET - 0x4)
76 /*-----------------------------------------------------------------------
78 *----------------------------------------------------------------------*/
79 #define CONFIG_CONS_INDEX 2 /* Use UART1 */
80 #define CONFIG_SYS_EXT_SERIAL_CLOCK (1843200 * 6) /* Ext clk @ 11.059 MHz */
82 /*-----------------------------------------------------------------------
84 *----------------------------------------------------------------------*/
85 #define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
87 /*-----------------------------------------------------------------------
89 *----------------------------------------------------------------------*/
90 #define CONFIG_SYS_FLASH_CFI
91 #define CONFIG_FLASH_CFI_DRIVER
92 #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
93 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */
95 #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE}
96 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */
97 #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
99 #undef CONFIG_SYS_FLASH_CHECKSUM
100 #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
101 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
103 #define CONFIG_ENV_SECT_SIZE 0x40000 /* size of one complete sector */
104 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE)
105 #define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
107 /* Address and size of Redundant Environment Sector */
108 #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE)
109 #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
111 /*-----------------------------------------------------------------------
112 * E2PROM bootstrap configure value
113 *----------------------------------------------------------------------*/
117 * IIC 0~15: 86 78 11 6a 61 A7 04 62 00 00 00 00 00 00 00 00
122 * IIC 0~15: 86 78 c1 a6 09 67 04 63 00 00 00 00 00 00 00 00
125 /*-----------------------------------------------------------------------
127 *----------------------------------------------------------------------*/
128 #undef CONFIG_SPD_EEPROM /* Don't use SPD EEPROM for setup */
129 #define CONFIG_SDRAM_BANK0 1 /* init onboard DDR SDRAM bank 0 */
130 #define CONFIG_SYS_SDRAM0_TR0 0xC10A401A
131 #undef CONFIG_SDRAM_ECC /* enable ECC support */
133 /*-----------------------------------------------------------------------
135 *----------------------------------------------------------------------*/
136 #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
138 #undef CONFIG_SYS_I2C_MULTI_EEPROMS
139 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
140 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
141 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
142 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10
144 #define CONFIG_SYS_BOOTSTRAP_IIC_ADDR 0x50
146 /* I2C SYSMON (LM75, AD7414 is almost compatible) */
147 #define CONFIG_DTT_LM75 1 /* ON Semi's LM75 */
148 #define CONFIG_DTT_SENSORS {0} /* Sensor addresses */
149 #define CONFIG_SYS_DTT_MAX_TEMP 70
150 #define CONFIG_SYS_DTT_LOW_TEMP -30
151 #define CONFIG_SYS_DTT_HYSTERESIS 3
154 * Default environment variables
156 #define CONFIG_EXTRA_ENV_SETTINGS \
157 CONFIG_AMCC_DEF_ENV \
158 CONFIG_AMCC_DEF_ENV_POWERPC \
159 CONFIG_AMCC_DEF_ENV_PPC_OLD \
160 CONFIG_AMCC_DEF_ENV_NOR_UPD \
161 "kernel_addr=fc000000\0" \
162 "ramdisk_addr=fc180000\0" \
163 "kozio=bootm 0xffe00000\0" \
166 /*-----------------------------------------------------------------------
168 *----------------------------------------------------------------------*/
169 #define CONFIG_EMAC_NR_START 2 /* start with EMAC 2 (skip 0&1) */
170 #define CONFIG_PHY_ADDR 0xff /* no phy on EMAC0 */
171 #define CONFIG_PHY1_ADDR 0xff /* no phy on EMAC1 */
172 #define CONFIG_PHY2_ADDR 0x1
173 #define CONFIG_PHY3_ADDR 0x3
174 #define CONFIG_ET1011C_PHY 1
175 #define CONFIG_HAS_ETH0
176 #define CONFIG_HAS_ETH1
177 #define CONFIG_HAS_ETH2
178 #define CONFIG_HAS_ETH3
179 #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
180 #define CONFIG_PHY_RESET 1 /* reset phy upon startup */
181 #define CONFIG_PHY_RESET_DELAY 1000
184 * Commands additional to the ones defined in amcc-common.h
186 #define CONFIG_CMD_DTT
187 #define CONFIG_CMD_PCI
189 /*-----------------------------------------------------------------------
191 *-----------------------------------------------------------------------
194 #define CONFIG_PCI /* include pci support */
195 #define CONFIG_PCI_PNP /* do pci plug-and-play */
196 #define CONFIG_EEPRO100 1 /* include PCI EEPRO100 */
197 #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
198 #define CONFIG_SYS_PCI_TARGBASE 0x80000000 /* PCIaddr mapped to CONFIG_SYS_PCI_MEMBASE */
200 /* Board-specific PCI */
201 #define CONFIG_SYS_PCI_TARGET_INIT /* let board init pci target */
203 #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */
204 #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */
206 #endif /* __CONFIG_H */