include/configs/pm9g45.h

   1 /* SPDX-License-Identifier: GPL-2.0+ */
   2 /*
   3  * (C) Copyright 2010
   4  * Ilko Iliev <iliev@ronetix.at>
   5  * Asen Dimov <dimov@ronetix.at>
   6  * Ronetix GmbH <www.ronetix.at>
   7  *
   8  * (C) Copyright 2007-2008
   9  * Stelian Pop <stelian@popies.net>
  10  * Lead Tech Design <www.leadtechdesign.com>
  11  *
  12  * Configuation settings for the PM9G45 board.
  13  */
  14
  15 #ifndef __CONFIG_H
  16 #define __CONFIG_H
  17
  18 /* ARM asynchronous clock */
  19 #define CONFIG_SYS_AT91_SLOW_CLOCK      32768
  20 #define CONFIG_SYS_AT91_MAIN_CLOCK      12000000 /* from 12 MHz crystal */
  21
  22 #define CONFIG_CMDLINE_TAG              /* enable passing of ATAGs      */
  23 #define CONFIG_SETUP_MEMORY_TAGS
  24 #define CONFIG_INITRD_TAG
  25
  26 /* general purpose I/O */
  27 #define CONFIG_ATMEL_LEGACY             /* required until (g)pio is fixed */
  28
  29 /*
  30  * BOOTP options
  31  */
  32 #define CONFIG_BOOTP_BOOTFILESIZE
  33
  34 /* SDRAM */
  35 #define CONFIG_SYS_SDRAM_BASE           0x70000000
  36 #define CONFIG_SYS_SDRAM_SIZE           0x08000000
  37
  38 #define CONFIG_SYS_INIT_SP_ADDR \
  39         (CONFIG_SYS_SDRAM_BASE + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
  40
  41 /* NAND flash */
  42 #ifdef CONFIG_CMD_NAND
  43 #define CONFIG_SYS_MAX_NAND_DEVICE              1
  44 #define CONFIG_SYS_NAND_BASE                    ATMEL_BASE_CS3
  45 #define CONFIG_SYS_NAND_DBW_8
  46 /* our ALE is AD21 */
  47 #define CONFIG_SYS_NAND_MASK_ALE                BIT(21)
  48 /* our CLE is AD22 */
  49 #define CONFIG_SYS_NAND_MASK_CLE                BIT(22)
  50 #define CONFIG_SYS_NAND_ENABLE_PIN              AT91_PIN_PC14
  51 #define CONFIG_SYS_NAND_READY_PIN               AT91_PIN_PD3
  52 #define CONFIG_SYS_NAND_DRIVER_ECC_LAYOUT
  53 #endif
  54
  55 /* Ethernet */
  56 #define CONFIG_RESET_PHY_R
  57 #define CONFIG_AT91_WANTS_COMMON_PHY
  58
  59 #ifdef CONFIG_NAND_BOOT
  60 /* bootstrap + u-boot + env in nandflash */
  61
  62 #define CONFIG_BOOTCOMMAND                                              \
  63         "nand read 0x70000000 0x200000 0x300000;"                       \
  64         "bootm 0x70000000"
  65 #elif CONFIG_SD_BOOT
  66 /* bootstrap + u-boot + env + linux in mmc */
  67
  68 #define CONFIG_BOOTCOMMAND      "fatload mmc 0:1 0x71000000 dtb; " \
  69                                 "fatload mmc 0:1 0x72000000 zImage; " \
  70                                 "bootz 0x72000000 - 0x71000000"
  71 #endif
  72
  73 /*
  74  * Size of malloc() pool
  75  */
  76 #define CONFIG_SYS_MALLOC_LEN           ROUND(3 * CONFIG_ENV_SIZE + \
  77                                               128 * 1024, 0x1000)
  78
  79 /* Defines for SPL */
  80 #define CONFIG_SPL_MAX_SIZE             0x010000
  81 #define CONFIG_SPL_STACK                0x310000
  82
  83 #define CONFIG_SYS_MONITOR_LEN          0x80000
  84
  85 #ifdef CONFIG_SD_BOOT
  86
  87 #define CONFIG_SPL_BSS_START_ADDR       0x70000000
  88 #define CONFIG_SPL_BSS_MAX_SIZE         0x00080000
  89 #define CONFIG_SYS_SPL_MALLOC_START     0x70080000
  90 #define CONFIG_SYS_SPL_MALLOC_SIZE      0x00080000
  91
  92 #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME         "u-boot.img"
  93
  94 #elif CONFIG_NAND_BOOT
  95 #define CONFIG_SPL_NAND_SOFTECC
  96 #define CONFIG_SYS_NAND_U_BOOT_OFFS     0x40000
  97 #define CONFIG_SYS_NAND_U_BOOT_SIZE     0x80000
  98 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
  99
 100 #define CONFIG_SYS_NAND_PAGE_SIZE       0x800
 101 #define CONFIG_SYS_NAND_BLOCK_SIZE      0x20000
 102 #define CONFIG_SYS_NAND_PAGE_COUNT      64
 103 #define CONFIG_SYS_NAND_BAD_BLOCK_POS   NAND_LARGE_BADBLOCK_POS
 104 #define CONFIG_SYS_NAND_ECCSIZE         256
 105 #define CONFIG_SYS_NAND_ECCBYTES        3
 106 #define CONFIG_SYS_NAND_OOBSIZE         64
 107 #define CONFIG_SYS_NAND_ECCPOS          { 40, 41, 42, 43, 44, 45, 46, 47, \
 108                                           48, 49, 50, 51, 52, 53, 54, 55, \
 109                                           56, 57, 58, 59, 60, 61, 62, 63, }
 110 #endif
 111
 112 #define CONFIG_SPL_ATMEL_SIZE
 113 #define CONFIG_SYS_MASTER_CLOCK         132096000
 114 #define CONFIG_SYS_AT91_PLLA            0x20c73f03
 115 #define CONFIG_SYS_MCKR                 0x1301
 116 #define CONFIG_SYS_MCKR_CSS             0x1302
 117
 118 #endif