2 * Copyright 2014 Freescale Semiconductor, Inc.
4 * Configuration settings for the Freescale i.MX6SX Sabreauto board.
6 * SPDX-License-Identifier: GPL-2.0+
12 #include "mx6_common.h"
14 /* Size of malloc() pool */
15 #define CONFIG_SYS_MALLOC_LEN (3 * SZ_1M)
17 #define CONFIG_MXC_UART
18 #define CONFIG_MXC_UART_BASE UART1_BASE
20 #define CONFIG_EXTRA_ENV_SETTINGS \
24 "fdt_high=0xffffffff\0" \
25 "initrd_high=0xffffffff\0" \
26 "fdt_file=imx6sx-sabreauto.dtb\0" \
27 "fdt_addr=0x88000000\0" \
32 "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
33 "mmcargs=setenv bootargs console=${console},${baudrate} " \
36 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
37 "bootscript=echo Running bootscript from mmc ...; " \
39 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
40 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
41 "mmcboot=echo Booting from mmc ...; " \
43 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
44 "if run loadfdt; then " \
45 "bootz ${loadaddr} - ${fdt_addr}; " \
47 "if test ${boot_fdt} = try; then " \
50 "echo WARN: Cannot load the DT; " \
56 "netargs=setenv bootargs console=${console},${baudrate} " \
58 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
59 "netboot=echo Booting from net ...; " \
61 "if test ${ip_dyn} = yes; then " \
62 "setenv get_cmd dhcp; " \
64 "setenv get_cmd tftp; " \
66 "${get_cmd} ${image}; " \
67 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
68 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
69 "bootz ${loadaddr} - ${fdt_addr}; " \
71 "if test ${boot_fdt} = try; then " \
74 "echo WARN: Cannot load the DT; " \
81 #define CONFIG_BOOTCOMMAND \
82 "mmc dev ${mmcdev};" \
83 "mmc dev ${mmcdev}; if mmc rescan; then " \
84 "if run loadbootscript; then " \
87 "if run loadimage; then " \
89 "else run netboot; " \
92 "else run netboot; fi"
94 /* Miscellaneous configurable options */
95 #define CONFIG_SYS_MEMTEST_START 0x80000000
96 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x10000)
98 /* Physical Memory Map */
99 #define CONFIG_NR_DRAM_BANKS 1
100 #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
102 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
103 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
104 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
106 #define CONFIG_SYS_INIT_SP_OFFSET \
107 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
108 #define CONFIG_SYS_INIT_SP_ADDR \
109 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
111 /* MMC Configuration */
112 #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC3_BASE_ADDR
115 #define CONFIG_SYS_I2C_MXC
116 #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
117 #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
118 #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
119 #define CONFIG_SYS_I2C_SPEED 100000
122 #define CONFIG_SYS_MAX_NAND_DEVICE 1
123 #define CONFIG_SYS_NAND_BASE 0x40000000
124 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
125 #define CONFIG_SYS_NAND_ONFI_DETECTION
127 /* DMA stuff, needed for GPMI/MXS NAND support */
131 #define CONFIG_FEC_MXC
134 #define IMX_FEC_BASE ENET2_BASE_ADDR
135 #define CONFIG_FEC_MXC_PHYADDR 0x0
137 #define CONFIG_FEC_XCV_TYPE RGMII
138 #define CONFIG_ETHPRIME "FEC"
140 #define CONFIG_PHY_ATHEROS
142 #ifdef CONFIG_CMD_USB
143 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
144 #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
145 #define CONFIG_MXC_USB_FLAGS 0
146 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
149 #define CONFIG_IMX_THERMAL
151 #ifdef CONFIG_FSL_QSPI
152 #define CONFIG_SYS_FSL_QSPI_AHB
153 #define CONFIG_SF_DEFAULT_BUS 0
154 #define CONFIG_SF_DEFAULT_CS 0
155 #define CONFIG_SF_DEFAULT_SPEED 40000000
156 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
157 #define FSL_QSPI_FLASH_SIZE SZ_32M
158 #define FSL_QSPI_FLASH_NUM 2
161 #define CONFIG_ENV_OFFSET (8 * SZ_64K)
162 #define CONFIG_ENV_SIZE SZ_8K
164 #define CONFIG_SYS_FSL_USDHC_NUM 2
165 #if defined(CONFIG_ENV_IS_IN_MMC)
166 #define CONFIG_SYS_MMC_ENV_DEV 0 /*USDHC3*/
169 #endif /* __CONFIG_H */