2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
4 * Configuration settings for the Freescale i.MX6Q SabreSD board.
6 * SPDX-License-Identifier: GPL-2.0+
9 #ifndef __MX6SABRESD_CONFIG_H
10 #define __MX6SABRESD_CONFIG_H
16 #define CONFIG_MACH_TYPE 3980
17 #define CONFIG_MXC_UART_BASE UART1_BASE
18 #define CONSOLE_DEV "ttymxc0"
20 #define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
22 #include "mx6sabre_common.h"
25 #define CONFIG_SPL_FS_LOAD_ARGS_NAME "args"
26 #define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
27 #define CONFIG_SYS_SPL_ARGS_ADDR 0x18000000
29 /* Falcon Mode - MMC support: args@1MB kernel@2MB */
30 #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x800 /* 1MB */
31 #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS (CONFIG_CMD_SPL_WRITE_SIZE / 512)
32 #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1000 /* 2MB */
34 #define CONFIG_SYS_FSL_USDHC_NUM 3
35 #if defined(CONFIG_ENV_IS_IN_MMC)
36 #define CONFIG_SYS_MMC_ENV_DEV 1 /* SDHC3 */
40 #define CONFIG_PCI_SCAN_SHOW
41 #define CONFIG_PCIE_IMX
42 #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
43 #define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
47 #define CONFIG_SYS_I2C
48 #define CONFIG_SYS_I2C_MXC
49 #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
50 #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
51 #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
52 #define CONFIG_SYS_I2C_SPEED 100000
56 #define CONFIG_POWER_I2C
57 #define CONFIG_POWER_PFUZE100
58 #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
62 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
63 #define CONFIG_USB_HOST_ETHER
64 #define CONFIG_USB_ETHER_ASIX
65 #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
66 #define CONFIG_MXC_USB_FLAGS 0
67 #define CONFIG_USB_MAX_CONTROLLER_COUNT 1 /* Enabled USB controller number */
70 #endif /* __MX6SABRESD_CONFIG_H */