1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Copyright 2019-2021 NXP
6 #ifndef __L1028A_COMMON_H
7 #define __L1028A_COMMON_H
9 #include <asm/arch/stream_id_lsch3.h>
10 #include <asm/arch/config.h>
11 #include <asm/arch/soc.h>
13 /* Link Definitions */
14 #define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
16 #define CONFIG_VERY_BIG_RAM
17 #define CONFIG_SYS_DDR_SDRAM_BASE 0x80000000UL
18 #define CONFIG_SYS_FSL_DDR_SDRAM_BASE_PHY 0
19 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
20 #define CONFIG_SYS_DDR_BLOCK2_BASE 0x2080000000ULL
21 #define CONFIG_SYS_FSL_DDR_MAIN_NUM_CTRLS 1
26 #define CPU_RELEASE_ADDR secondary_boot_addr
28 /* Generic Timer Definitions */
29 #define COUNTER_FREQUENCY 25000000 /* 25MHz */
36 #define CONFIG_SYS_NS16550_SERIAL
37 #define CONFIG_SYS_NS16550_REG_SIZE 1
38 #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0) / 2)
40 /* Miscellaneous configurable options */
42 /* Physical Memory Map */
43 #define CONFIG_CHIP_SELECTS_PER_CTRL 4
45 #define CONFIG_HWCONFIG
46 #define HWCONFIG_BUFFER_SIZE 128
48 #define BOOT_TARGET_DEVICES(func) \
53 #include <config_distro_bootcmd.h>
55 #define XSPI_NOR_BOOTCOMMAND \
56 "run xspi_hdploadcmd; run distro_bootcmd; run xspi_bootcmd; " \
57 "env exists secureboot && esbc_halt;;"
58 #define SD_BOOTCOMMAND \
59 "run sd_hdploadcmd; run distro_bootcmd;run sd_bootcmd; " \
60 "env exists secureboot && esbc_halt;"
61 #define SD2_BOOTCOMMAND \
62 "run emmc_hdploadcmd; run distro_bootcmd;run emmc_bootcmd; " \
63 "env exists secureboot && esbc_halt;"
65 /* Monitor Command Prompt */
66 #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
67 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
68 sizeof(CONFIG_SYS_PROMPT) + 16)
69 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot args buffer */
71 #define CONFIG_SYS_MAXARGS 64 /* max command args */
73 #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
75 #define OCRAM_NONSECURE_SIZE 0x00010000
76 #define CONFIG_SYS_FSL_QSPI_BASE 0x20000000
78 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
80 /* I2C bus multiplexer */
81 #define I2C_MUX_PCA_ADDR_PRI 0x77 /* Primary Mux*/
82 #define I2C_MUX_CH_DEFAULT 0x8
85 #define CONFIG_SYS_I2C_EEPROM_NXID
86 #define CONFIG_SYS_EEPROM_BUS_NUM 0
89 #define DP_PWD_EN_DEFAULT_MASK 0x8
91 #ifdef CONFIG_NXP_ESBC
92 #include <asm/fsl_secure_boot.h>
96 /* smallest ENETC BD ring has 8 entries */
97 #define CONFIG_SYS_RX_ETH_BUFFER 8
99 #endif /* __L1028A_COMMON_H */