3 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
4 * Marius Groeger <mgroeger@sysgo.de>
6 * Configuation settings for the implementa impA7 board.
8 * See file CREDITS for list of people who contributed to this
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
31 * High Level Configuration Options
34 #define CONFIG_ARM7 1 /* This is a ARM7 CPU */
35 #define CONFIG_IMPA7 1 /* on an impA7 Board */
36 #define CONFIG_ARM_THUMB 1 /* this is an ARM720TDMI */
37 #define CONFIG_ARM7_REVD 1 /* enable ARM720 REV.D Workarounds */
39 #undef CONFIG_USE_IRQ /* don't need them anymore */
42 * Size of malloc() pool
44 #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
45 #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
50 #define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */
51 #define CS8900_BASE 0x20000000
52 #define CS8900_BUS32 1
55 * select serial console configuration
57 #define CONFIG_SERIAL1 1 /* we use Serial line 1 */
59 /* allow to overwrite serial and ethaddr */
60 #define CONFIG_ENV_OVERWRITE
62 #define CONFIG_BAUDRATE 9600
67 #define CONFIG_BOOTP_SUBNETMASK
68 #define CONFIG_BOOTP_GATEWAY
69 #define CONFIG_BOOTP_HOSTNAME
70 #define CONFIG_BOOTP_BOOTPATH
71 #define CONFIG_BOOTP_BOOTFILESIZE
75 * Command line configuration.
77 #include <config_cmd_default.h>
79 #define CONFIG_CMD_JFFS2
82 #define CONFIG_BOOTDELAY 3
83 #define CONFIG_BOOTARGS "devfs=mount root=ramfs console=ttyS0,9600"
84 /*#define CONFIG_ETHADDR 08:00:3e:26:0a:5a */
85 /*#define CONFIG_NETMASK 255.255.0.0 */
86 /*#define CONFIG_IPADDR 172.22.2.128 */
87 /*#define CONFIG_SERVERIP 172.22.2.126 */
88 /*#define CONFIG_BOOTFILE "impa7" */
89 #define CONFIG_BOOTCOMMAND "bootp;bootm"
91 #if defined(CONFIG_CMD_KGDB)
92 #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
93 #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
97 * Miscellaneous configurable options
99 #define CFG_LONGHELP /* undef to save memory */
100 #define CFG_PROMPT "impA7 # " /* Monitor Command Prompt */
101 #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
102 #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
103 #define CFG_MAXARGS 16 /* max number of command args */
104 #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
106 #define CFG_MEMTEST_START 0xc0400000 /* memtest works on */
107 #define CFG_MEMTEST_END 0xc0800000 /* 4 ... 8 MB in DRAM */
109 #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
111 #define CFG_LOAD_ADDR 0xc1000000 /* default load address */
113 #define CFG_HZ 2000 /* decrementer freq: 2 kHz */
115 /* valid baudrates */
116 #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
118 /*-----------------------------------------------------------------------
121 * The stack sizes are set up in start.S using the settings below
123 #define CONFIG_STACKSIZE (128*1024) /* regular stack */
124 #ifdef CONFIG_USE_IRQ
125 #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
126 #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
129 /*-----------------------------------------------------------------------
130 * Physical Memory Map
132 #define CONFIG_NR_DRAM_BANKS 2 /* we have 2 banks of DRAM */
133 #define PHYS_SDRAM_1 0xc0000000 /* SDRAM Bank #1 */
134 #define PHYS_SDRAM_1_SIZE 0x00800000 /* 8 MB */
135 #define PHYS_SDRAM_2 0xc1000000 /* SDRAM Bank #2 */
136 #define PHYS_SDRAM_2_SIZE 0x00800000 /* 8 MB */
138 #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
139 #define PHYS_FLASH_2 0x10000000 /* Flash Bank #2 */
140 #define PHYS_FLASH_SIZE 0x00800000 /* 16 MB */
142 #define CFG_FLASH_BASE PHYS_FLASH_1
144 /*-----------------------------------------------------------------------
145 * FLASH and environment organization
147 #define CFG_MAX_FLASH_BANKS 2 /* max number of memory banks */
148 #define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
150 /* timeout values are in ticks */
151 #define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
152 #define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
154 #define CFG_ENV_IS_IN_FLASH 1
155 #define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x1C000) /* Addr of Environment Sector */
156 #define CFG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */
162 /* No command line, one static partition, whole device */
163 #undef CONFIG_JFFS2_CMDLINE
164 #define CONFIG_JFFS2_DEV "nor0"
165 #define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
166 #define CONFIG_JFFS2_PART_OFFSET 0x00020000
168 /* mtdparts command line support */
170 #define CONFIG_JFFS2_CMDLINE
171 #define MTDIDS_DEFAULT "nor0=impA7 NOR Flash Bank #0,nor1=impA7 NOR Flash Bank #1"
172 #define MTDPARTS_DEFAULT "mtdparts=impA7 NOR Flash Bank #0:-(FileSystem1);impA7 NOR Flash Bank #1:-(FileSystem2)"
175 #endif /* __CONFIG_H */