2 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
4 * SPDX-License-Identifier: GPL-2.0+
11 * Define this to make U-Boot skip low level initialization when loaded
12 * by initial bootloader. Not required by NAND U-Boot version but IS
13 * required for a NOR version used to burn the real NOR U-Boot into
14 * NOR Flash. NAND and NOR support for DaVinci chips is mutually exclusive
15 * so it is NOT possible to build a U-Boot with both NAND and NOR routines.
16 * NOR U-Boot is loaded directly from Flash so it must perform all the
17 * low level initialization itself. NAND version is loaded by an initial
18 * bootloader (UBL in TI-ese) that performs such an initialization so it's
19 * skipped in NAND version. The third DaVinci boot mode loads a bootloader
20 * via UART0 and that bootloader in turn loads and runs U-Boot (or whatever)
21 * performing low level init prior to loading. All that means we can NOT use
22 * NAND version to put U-Boot into NOR because it doesn't have NOR support and
23 * we can NOT use NOR version because it performs low level initialization
24 * effectively destroying itself in DDR memory. That's why a separate NOR
25 * version with this define is needed. It is loaded via UART, then one uses
26 * it to somehow download a proper NOR version built WITHOUT this define to
27 * RAM (tftp?) and burn it to NOR Flash. I would be probably able to squeeze
28 * NOR support into the initial bootloader so it won't be needed but DaVinci
29 * static RAM might be too small for this (I have something like 2Kbytes left
30 * as of now, without NOR support) so this might've not happened...
32 #define CONFIG_NOR_UART_BOOT
39 #define CONFIG_SYS_NAND_SMALLPAGE
40 #define CONFIG_SYS_USE_NAND
41 /*===================*/
42 /* SoC Configuration */
43 /*===================*/
44 #define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
45 #define CONFIG_SYS_HZ_CLOCK 27000000 /* Timer Input clock freq */
46 #define CONFIG_SOC_DM644X
47 /*====================================================*/
48 /* EEPROM definitions for Atmel 24C256BN SEEPROM chip */
49 /* on Sonata/DV_EVM board. No EEPROM on schmoogie. */
50 /*====================================================*/
51 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
52 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
53 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6
54 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
58 #define CONFIG_SYS_MALLOC_LEN (0x10000 + 128*1024) /* malloc() len */
59 #define CONFIG_SYS_MEMTEST_START 0x80000000 /* memtest start address */
60 #define CONFIG_SYS_MEMTEST_END 0x81000000 /* 16MB RAM test */
61 #define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
62 #define PHYS_SDRAM_1 0x80000000 /* DDR Start */
63 #define PHYS_SDRAM_1_SIZE 0x10000000 /* DDR size 256MB */
65 #define DDR_8BANKS /* 8-bank DDR2 (256MB) */
66 /*====================*/
67 /* Serial Driver info */
68 /*====================*/
69 #define CONFIG_SYS_NS16550
70 #define CONFIG_SYS_NS16550_SERIAL
71 #define CONFIG_SYS_NS16550_REG_SIZE -4 /* NS16550 register size, byteorder */
72 #define CONFIG_SYS_NS16550_COM1 0x01c20000 /* Base address of UART0 */
73 #define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK /* Input clock to NS16550 */
74 #define CONFIG_CONS_INDEX 1 /* use UART0 for console */
75 #define CONFIG_BAUDRATE 115200 /* Default baud rate */
76 /*===================*/
77 /* I2C Configuration */
78 /*===================*/
79 #define CONFIG_SYS_I2C
80 #define CONFIG_SYS_I2C_DAVINCI
81 #define CONFIG_SYS_DAVINCI_I2C_SPEED 80000 /* 100Kbps won't work, silicon bug */
82 #define CONFIG_SYS_DAVINCI_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */
83 /*==================================*/
84 /* Network & Ethernet Configuration */
85 /*==================================*/
86 #define CONFIG_DRIVER_TI_EMAC
88 #define CONFIG_BOOTP_DNS
89 #define CONFIG_BOOTP_DNS2
90 #define CONFIG_BOOTP_SEND_HOSTNAME
91 #define CONFIG_NET_RETRY_COUNT 10
92 /*=====================*/
93 /* Flash & Environment */
94 /*=====================*/
95 #ifdef CONFIG_SYS_USE_NAND
96 #define CONFIG_NAND_DAVINCI
97 #define CONFIG_SYS_NAND_CS 2
98 #undef CONFIG_ENV_IS_IN_FLASH
99 #define CONFIG_SYS_NO_FLASH
100 #define CONFIG_ENV_IS_IN_NAND /* U-Boot env in NAND Flash */
101 #ifdef CONFIG_SYS_NAND_SMALLPAGE
102 #define CONFIG_ENV_SECT_SIZE 512 /* Env sector Size */
103 #define CONFIG_ENV_SIZE (16 << 10) /* 16 KiB */
104 #define CONFIG_MTD_PARTITIONS
105 #define CONFIG_MTD_DEVICE
106 #define CONFIG_CMD_MTDPARTS
107 #define MTDIDS_DEFAULT \
108 "nand0=davinci_nand.0"
109 #define MTDPARTS_DEFAULT \
110 "mtdparts=davinci_nand.0:384k(bootloader)ro,4m(kernel),-(filesystem)"
112 #define CONFIG_ENV_SECT_SIZE 2048 /* Env sector Size */
113 #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
115 #define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */
116 #define CONFIG_SYS_NAND_BASE 0x02000000
117 #define CONFIG_SYS_NAND_USE_FLASH_BBT
118 #define CONFIG_SYS_NAND_HW_ECC
119 #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
120 #define CONFIG_ENV_OFFSET 0x0 /* Block 0--not used by bootcode */
121 #elif defined(CONFIG_SYS_USE_NOR)
122 #ifdef CONFIG_NOR_UART_BOOT
123 #define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */
125 #undef CONFIG_SKIP_LOWLEVEL_INIT
127 #define CONFIG_ENV_IS_IN_FLASH
128 #undef CONFIG_SYS_NO_FLASH
129 #define CONFIG_FLASH_CFI_DRIVER
130 #define CONFIG_SYS_FLASH_CFI
131 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of flash banks */
132 #define CONFIG_SYS_FLASH_SECT_SZ 0x10000 /* 64KB sect size AMD Flash */
133 #define CONFIG_ENV_OFFSET (CONFIG_SYS_FLASH_SECT_SZ*3)
134 #define PHYS_FLASH_1 0x02000000 /* CS2 Base address */
135 #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1 /* Flash Base for U-Boot */
136 #define PHYS_FLASH_SIZE 0x2000000 /* Flash size 32MB */
137 #define CONFIG_SYS_MAX_FLASH_SECT (PHYS_FLASH_SIZE/CONFIG_SYS_FLASH_SECT_SZ)
138 #define CONFIG_ENV_SECT_SIZE CONFIG_SYS_FLASH_SECT_SZ /* Env sector Size */
140 /*==============================*/
141 /* U-Boot general configuration */
142 /*==============================*/
143 #define CONFIG_MISC_INIT_R
144 #undef CONFIG_BOOTDELAY
145 #define CONFIG_BOOTFILE "uImage" /* Boot file name */
146 #define CONFIG_SYS_PROMPT "U-Boot > " /* Monitor Command Prompt */
147 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
148 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print buffer sz */
149 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
150 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
151 #define CONFIG_SYS_LOAD_ADDR 0x80700000 /* default Linux kernel load address */
152 #define CONFIG_VERSION_VARIABLE
153 #define CONFIG_AUTO_COMPLETE /* Won't work with hush so far, may be later */
154 #define CONFIG_SYS_HUSH_PARSER
155 #define CONFIG_CMDLINE_EDITING
156 #define CONFIG_SYS_LONGHELP
157 #define CONFIG_CRC32_VERIFY
158 #define CONFIG_MX_CYCLIC
159 #define CONFIG_MUSB_HCD
160 #define CONFIG_USB_DAVINCI
161 /*===================*/
162 /* Linux Information */
163 /*===================*/
164 #define LINUX_BOOT_PARAM_ADDR 0x80000100
165 #define CONFIG_CMDLINE_TAG
166 #define CONFIG_SETUP_MEMORY_TAGS
167 #define CONFIG_BOOTARGS "mem=120M console=ttyS0,115200n8 root=/dev/hda1 rw noinitrd ip=dhcp"
168 #define CONFIG_BOOTCOMMAND "setenv setboot setenv bootargs \\$(bootargs) video=dm64xxfb:output=\\$(videostd);run setboot; bootm 0x2050000"
169 /*=================*/
170 /* U-Boot commands */
171 /*=================*/
172 #define CONFIG_CMD_ASKENV
173 #define CONFIG_CMD_DHCP
174 #define CONFIG_CMD_DIAG
175 #define CONFIG_CMD_I2C
176 #define CONFIG_CMD_MII
177 #define CONFIG_CMD_PING
178 #define CONFIG_CMD_SAVES
179 #define CONFIG_CMD_EEPROM
181 #ifdef CONFIG_CMD_BDI
182 #define CONFIG_CLOCKS
185 #ifdef CONFIG_SYS_USE_NAND
186 #define CONFIG_CMD_NAND
187 #elif defined(CONFIG_SYS_USE_NOR)
188 #define CONFIG_CMD_JFFS2
190 #error "Either CONFIG_SYS_USE_NAND or CONFIG_SYS_USE_NOR _MUST_ be defined !!!"
192 /*==========================*/
193 /* USB MSC support (if any) */
194 /*==========================*/
195 #ifdef CONFIG_USB_DAVINCI
196 #define CONFIG_CMD_USB
197 #ifdef CONFIG_MUSB_HCD
198 #define CONFIG_USB_STORAGE
199 #define CONFIG_CMD_STORAGE
200 #define CONFIG_CMD_FAT
201 #define CONFIG_DOS_PARTITION
203 #ifdef CONFIG_USB_KEYBOARD
204 #define CONFIG_SYS_USB_EVENT_POLL
205 #define CONFIG_PREBOOT "usb start"
209 #define CONFIG_MAX_RAM_BANK_SIZE (256 << 20) /* 256 MB */
211 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
212 #define CONFIG_SYS_INIT_RAM_SIZE 0x1000
213 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + \
214 CONFIG_SYS_INIT_RAM_SIZE - \
215 GENERATED_GBL_DATA_SIZE)
217 #endif /* __CONFIG_H */