1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * Configuation settings for the Freescale MCF53017EVB.
5 * Copyright (C) 2004-2008 Freescale Semiconductor, Inc.
6 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
10 * board/config.h - configuration options, board specific
17 * High Level Configuration Options
21 #define CONFIG_SYS_UART_PORT (0)
23 #undef CONFIG_WATCHDOG
24 #define CONFIG_WATCHDOG_TIMEOUT 5000
26 #define CONFIG_SYS_UNIFY_CACHE
29 # define CONFIG_MII_INIT 1
30 # define CONFIG_SYS_DISCOVER_PHY
31 # define CONFIG_SYS_RX_ETH_BUFFER 8
32 # define CONFIG_SYS_TX_ETH_BUFFER 8
33 # define CONFIG_SYS_FEC_BUF_USE_SRAM
34 # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
35 # define CONFIG_HAS_ETH1
37 /* If CONFIG_SYS_DISCOVER_PHY is not defined - hardcoded */
38 # ifndef CONFIG_SYS_DISCOVER_PHY
39 # define FECDUPLEX FULL
40 # define FECSPEED _100BASET
42 # ifndef CONFIG_SYS_FAULT_ECHO_LINK_DOWN
43 # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
45 # endif /* CONFIG_SYS_DISCOVER_PHY */
50 #define CONFIG_SYS_RTC_CNT (0x8000)
51 #define CONFIG_SYS_RTC_SETUP (RTC_OCEN_OSCBYP | RTC_OCEN_CLKEN)
57 #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR
59 #define CONFIG_UDP_CHECKSUM
62 # define CONFIG_IPADDR 192.162.1.2
63 # define CONFIG_NETMASK 255.255.255.0
64 # define CONFIG_SERVERIP 192.162.1.1
65 # define CONFIG_GATEWAYIP 192.162.1.1
68 #define CONFIG_HOSTNAME "M53017"
69 #define CONFIG_EXTRA_ENV_SETTINGS \
71 "loadaddr=40010000\0" \
72 "u-boot=u-boot.bin\0" \
73 "load=tftp ${loadaddr) ${u-boot}\0" \
74 "upd=run load; run prog\0" \
75 "prog=prot off 0 3ffff;" \
77 "cp.b ${loadaddr} 0 ${filesize};" \
81 #define CONFIG_PRAM 512 /* 512 KB */
83 #define CONFIG_SYS_CLK 80000000
84 #define CONFIG_SYS_CPU_CLK CONFIG_SYS_CLK * 3
86 #define CONFIG_SYS_MBAR 0xFC000000
89 * Low Level Configuration Settings
90 * (address mappings, register initial values, etc.)
91 * You should know what you are doing if you make changes here.
94 * Definitions for initial stack pointer and data area (in DPRAM)
96 #define CONFIG_SYS_INIT_RAM_ADDR 0x80000000
97 #define CONFIG_SYS_INIT_RAM_SIZE 0x20000 /* Size of used area in internal SRAM */
98 #define CONFIG_SYS_INIT_RAM_CTRL 0x221
99 #define CONFIG_SYS_GBL_DATA_OFFSET ((CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) - 0x10)
100 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
103 * Start addresses for the final memory configuration
104 * (Set up by the startup code)
105 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
107 #define CONFIG_SYS_SDRAM_BASE 0x40000000
108 #define CONFIG_SYS_SDRAM_SIZE 64 /* SDRAM size in MB */
109 #define CONFIG_SYS_SDRAM_CFG1 0x43711630
110 #define CONFIG_SYS_SDRAM_CFG2 0x56670000
111 #define CONFIG_SYS_SDRAM_CTRL 0xE1092000
112 #define CONFIG_SYS_SDRAM_EMOD 0x80010000
113 #define CONFIG_SYS_SDRAM_MODE 0x00CD0000
115 #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
116 #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
118 #define CONFIG_SYS_BOOTPARAMS_LEN 64*1024
121 * For booting Linux, the board info and command line data
122 * have to be in the first 8 MB of memory, since this is
123 * the maximum mapped by the Linux kernel during initialization ??
125 #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20))
126 #define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20)
128 /*-----------------------------------------------------------------------
131 #ifdef CONFIG_SYS_FLASH_CFI
132 # define CONFIG_FLASH_SPANSION_S29WS_N 1
133 # define CONFIG_SYS_FLASH_SIZE 0x1000000 /* Max size that the board might have */
134 # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
135 # define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
136 # define CONFIG_SYS_MAX_FLASH_SECT 137 /* max number of sectors on one chip */
139 #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE
141 /* Configuration for environment
142 * Environment is embedded in u-boot in the second sector of the flash
145 #define LDS_BOARD_TEXT \
146 . = DEFINED(env_offset) ? env_offset : .; \
147 env/embedded.o(.text*)
149 /*-----------------------------------------------------------------------
150 * Cache Configuration
153 #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
154 CONFIG_SYS_INIT_RAM_SIZE - 8)
155 #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
156 CONFIG_SYS_INIT_RAM_SIZE - 4)
157 #define CONFIG_SYS_ICACHE_INV (CF_CACR_CINVA)
158 #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
159 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
160 CF_ACR_EN | CF_ACR_SM_ALL)
161 #define CONFIG_SYS_CACHE_ICACR (CF_CACR_EC | CF_CACR_CINVA | \
164 /*-----------------------------------------------------------------------
165 * Chipselect bank definitions
175 #define CONFIG_SYS_CS0_BASE 0
176 #define CONFIG_SYS_CS0_MASK 0x00FF0001
177 #define CONFIG_SYS_CS0_CTRL 0x00001FA0
179 #define CONFIG_SYS_CS1_BASE 0xC0000000
180 #define CONFIG_SYS_CS1_MASK 0x00070001
181 #define CONFIG_SYS_CS1_CTRL 0x00001FA0
183 #endif /* _M53017EVB_H */