3 * Heiko Schocher, DENX Software Engineering, <hs@denx.de>
5 * See file CREDITS for list of people who contributed to this
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * board/config.h - configuration options, board specific
32 * High Level Configuration Options
36 #define CONFIG_MPC8260 1 /* This is a MPC8260 CPU */
37 #define CONFIG_MPC8272_FAMILY 1
38 #define CONFIG_IDS8247 1
39 #define CPU_ID_STR "MPC8247"
40 #define CONFIG_CPM2 1 /* Has a CPM2 */
42 #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
44 #define CONFIG_BOOTCOUNT_LIMIT
46 #define CONFIG_PREBOOT "echo;echo Type \"run flash_nfs\" to mount root filesystem over NFS;echo"
48 #undef CONFIG_BOOTARGS
50 #define CONFIG_EXTRA_ENV_SETTINGS \
52 "nfsargs=setenv bootargs root=/dev/nfs rw " \
53 "nfsroot=${serverip}:${rootpath}\0" \
54 "ramargs=setenv bootargs root=/dev/ram rw " \
55 "console=ttyS0,115200\0" \
56 "addip=setenv bootargs ${bootargs} " \
57 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
58 ":${hostname}:${netdev}:off panic=1\0" \
59 "flash_nfs=run nfsargs addip;" \
60 "bootm ${kernel_addr}\0" \
61 "flash_self=run ramargs addip;" \
62 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
63 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
64 "rootpath=/opt/eldk/ppc_82xx\0" \
65 "bootfile=/tftpboot/IDS8247/uImage\0" \
66 "kernel_addr=ff800000\0" \
67 "ramdisk_addr=ffa00000\0" \
69 #define CONFIG_BOOTCOMMAND "run flash_self"
71 #define CONFIG_MISC_INIT_R 1
73 /* enable I2C and select the hardware/software driver */
74 #undef CONFIG_HARD_I2C /* I2C with hardware support */
75 #define CONFIG_SOFT_I2C 1 /* I2C bit-banged */
76 #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
77 #define CFG_I2C_SLAVE 0x7F
80 * Software (bit-bang) I2C driver configuration
83 #define I2C_PORT 0 /* Port A=0, B=1, C=2, D=3 */
84 #define I2C_ACTIVE (iop->pdir |= 0x00000080)
85 #define I2C_TRISTATE (iop->pdir &= ~0x00000080)
86 #define I2C_READ ((iop->pdat & 0x00000080) != 0)
87 #define I2C_SDA(bit) if(bit) iop->pdat |= 0x00000080; \
88 else iop->pdat &= ~0x00000080
89 #define I2C_SCL(bit) if(bit) iop->pdat |= 0x00000100; \
90 else iop->pdat &= ~0x00000100
91 #define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
94 #define CFG_I2C_EEPROM_ADDR 0x50
95 #define CFG_I2C_EEPROM_ADDR_LEN 2
96 #define CFG_EEPROM_PAGE_WRITE_BITS 4
97 #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
103 * select serial console configuration
104 * use the extern UART for the console
106 #define CONFIG_CONS_INDEX 1
107 #define CONFIG_BAUDRATE 115200
109 * NS16550 Configuration
112 #define CFG_NS16550_SERIAL
114 #define CFG_NS16550_REG_SIZE 1
116 #define CFG_NS16550_CLK 14745600
118 #define CFG_UART_BASE 0xE0000000
119 #define CFG_UART_SIZE 0x10000
121 #define CFG_NS16550_COM1 (CFG_UART_BASE + 0x8000)
124 * select ethernet configuration
126 * if either CONFIG_ETHER_ON_SCC or CONFIG_ETHER_ON_FCC is selected, then
127 * CONFIG_ETHER_INDEX must be set to the channel number (1-4 for SCC, 1-3
130 * if CONFIG_ETHER_NONE is defined, then either the ethernet routines must be
131 * defined elsewhere (as for the console), or CFG_CMD_NET must be removed
132 * from CONFIG_COMMANDS to remove support for networking.
135 #undef CONFIG_ETHER_ON_SCC /* define if ether on SCC */
136 #define CONFIG_ETHER_ON_FCC /* define if ether on FCC */
137 #undef CONFIG_ETHER_NONE /* define if ether on something else */
138 #define CONFIG_ETHER_INDEX 2 /* which SCC/FCC channel for ethernet */
143 * - RAM for BD/Buffers is on the 60x Bus (see 28-13)
144 * - Enable Full Duplex in FSMR
146 # define CFG_CMXFCR_MASK (CMXFCR_FC2|CMXFCR_RF2CS_MSK|CMXFCR_TF2CS_MSK)
147 # define CFG_CMXFCR_VALUE (CMXFCR_RF2CS_CLK13|CMXFCR_TF2CS_CLK14)
148 # define CFG_CPMFCR_RAMTYPE 0
149 # define CFG_FCC_PSMR (FCC_PSMR_FDE|FCC_PSMR_LPB)
152 /* system clock rate (CLKIN) - equal to the 60x and local bus speed */
153 #define CONFIG_8260_CLKIN 66666666 /* in Hz */
155 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
156 #undef CFG_LOADS_BAUD_CHANGE /* don't allow baudrate change */
158 #undef CONFIG_WATCHDOG /* watchdog disabled */
160 #define CONFIG_TIMESTAMP /* Print image info with timestamp */
162 #define CONFIG_BOOTP_MASK (CONFIG_BOOTP_DEFAULT|CONFIG_BOOTP_BOOTFILESIZE)
166 * Command line configuration.
168 #include <config_cmd_default.h>
170 #define CONFIG_CMD_DHCP
171 #define CONFIG_CMD_NFS
172 #define CONFIG_CMD_NAND
173 #define CONFIG_CMD_I2C
174 #define CONFIG_CMD_SNTP
178 * Miscellaneous configurable options
180 #define CFG_LONGHELP /* undef to save memory */
181 #define CFG_PROMPT "=> " /* Monitor Command Prompt */
182 #if defined(CONFIG_CMD_KGDB)
183 #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
185 #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
187 #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
188 #define CFG_MAXARGS 16 /* max number of command args */
189 #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
191 #define CFG_MEMTEST_START 0x0400000 /* memtest works on */
192 #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
194 #define CFG_LOAD_ADDR 0x100000 /* default load address */
196 #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
198 #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
200 #define CFG_RESET_ADDRESS 0xFDFFFFFC /* "bad" address */
203 * For booting Linux, the board info and command line data
204 * have to be in the first 8 MB of memory, since this is
205 * the maximum mapped by the Linux kernel during initialization.
207 #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
210 /* What should the base address of the main FLASH be and how big is
211 * it (in MBytes)? This must contain TEXT_BASE from board/ids8247/config.mk
212 * The main FLASH is whichever is connected to *CS0.
214 #define CFG_FLASH0_BASE 0xFFF00000
215 #define CFG_FLASH0_SIZE 8
217 /* Flash bank size (for preliminary settings)
219 #define CFG_FLASH_SIZE CFG_FLASH0_SIZE
221 /*-----------------------------------------------------------------------
224 #define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */
225 #define CFG_MAX_FLASH_SECT 64 /* max num of sects on one chip */
227 #define CFG_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
228 #define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
230 /* Environment in flash */
231 #define CFG_ENV_IS_IN_FLASH 1
232 #define CFG_ENV_ADDR (CFG_FLASH_BASE+0x60000)
233 #define CFG_ENV_SIZE 0x20000
234 #define CFG_ENV_SECT_SIZE 0x20000
236 /*-----------------------------------------------------------------------
238 *-----------------------------------------------------------------------
240 #if defined(CONFIG_CMD_NAND)
242 #define CFG_NAND_LEGACY
243 #define CFG_NAND0_BASE 0xE1000000
245 #define CFG_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
246 #define SECTORSIZE 512
249 #define ADDR_COLUMN 1
251 #define ADDR_COLUMN_PAGE 3
253 #define NAND_ChipID_UNKNOWN 0x00
254 #define NAND_MAX_FLOORS 1
255 #define NAND_MAX_CHIPS 1
257 #define NAND_DISABLE_CE(nand) do \
259 *(((volatile __u8 *)(nand->IO_ADDR)) + 0xc) = 0; \
262 #define NAND_ENABLE_CE(nand) do \
264 *(((volatile __u8 *)(nand->IO_ADDR)) + 0x8) = 0; \
267 #define NAND_CTL_CLRALE(nandptr) do \
269 *(((volatile __u8 *)nandptr) + 0x8) = 0; \
272 #define NAND_CTL_SETALE(nandptr) do \
274 *(((volatile __u8 *)nandptr) + 0x9) = 0; \
277 #define NAND_CTL_CLRCLE(nandptr) do \
279 *(((volatile __u8 *)nandptr) + 0x8) = 0; \
282 #define NAND_CTL_SETCLE(nandptr) do \
284 *(((volatile __u8 *)nandptr) + 0xa) = 0; \
288 /* constant delay (see also tR in the datasheet) */
289 #define NAND_WAIT_READY(nand) do { \
293 /* use the R/B pin */
296 #define WRITE_NAND_COMMAND(d, adr) do{ *(volatile __u8 *)((unsigned long)(adr + 0x2)) = (__u8)(d); } while(0)
297 #define WRITE_NAND_ADDRESS(d, adr) do{ *(volatile __u8 *)((unsigned long)(adr + 0x1)) = (__u8)(d); } while(0)
298 #define WRITE_NAND(d, adr) do{ *(volatile __u8 *)((unsigned long)(adr + 0x0)) = (__u8)d; } while(0)
299 #define READ_NAND(adr) ((volatile unsigned char)(*(volatile __u8 *)(unsigned long)(adr + 0x0)))
301 #endif /* CFG_CMD_NAND */
303 /*-----------------------------------------------------------------------
304 * Hard Reset Configuration Words
306 * if you change bits in the HRCW, you must also change the CFG_*
307 * defines for the various registers affected by the HRCW e.g. changing
308 * HRCW_DPPCxx requires you to also change CFG_SIUMCR.
310 #define CFG_HRCW_MASTER (HRCW_BPS01 | HRCW_BMS | HRCW_ISB100 | HRCW_APPC10 | HRCW_MODCK_H1000)
312 /* no slaves so just fill with zeros */
313 #define CFG_HRCW_SLAVE1 0
314 #define CFG_HRCW_SLAVE2 0
315 #define CFG_HRCW_SLAVE3 0
316 #define CFG_HRCW_SLAVE4 0
317 #define CFG_HRCW_SLAVE5 0
318 #define CFG_HRCW_SLAVE6 0
319 #define CFG_HRCW_SLAVE7 0
321 /*-----------------------------------------------------------------------
322 * Internal Memory Mapped Register
324 #define CFG_IMMR 0xF0000000
326 /*-----------------------------------------------------------------------
327 * Definitions for initial stack pointer and data area (in DPRAM)
329 #define CFG_INIT_RAM_ADDR CFG_IMMR
330 #define CFG_INIT_RAM_END 0x2000 /* End of used area in DPRAM */
331 #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data*/
332 #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
333 #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
335 /*-----------------------------------------------------------------------
336 * Start addresses for the final memory configuration
337 * (Set up by the startup code)
338 * Please note that CFG_SDRAM_BASE _must_ start at 0
340 * 60x SDRAM is mapped at CFG_SDRAM_BASE
342 #define CFG_SDRAM_BASE 0x00000000
343 #define CFG_FLASH_BASE CFG_FLASH0_BASE
344 #define CFG_MONITOR_BASE TEXT_BASE
345 #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
346 #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc()*/
349 * Internal Definitions
353 #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH*/
354 #define BOOTFLAG_WARM 0x02 /* Software reboot */
357 /*-----------------------------------------------------------------------
358 * Cache Configuration
360 #define CFG_CACHELINE_SIZE 32 /* For MPC8260 CPU */
361 #if defined(CONFIG_CMD_KGDB)
362 # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
365 /*-----------------------------------------------------------------------
366 * HIDx - Hardware Implementation-dependent Registers 2-11
367 *-----------------------------------------------------------------------
368 * HID0 also contains cache control - initially enable both caches and
369 * invalidate contents, then the final state leaves only the instruction
370 * cache enabled. Note that Power-On and Hard reset invalidate the caches,
371 * but Soft reset does not.
373 * HID1 has only read-only information - nothing to set.
376 #define CFG_HID0_INIT (HID0_ICE|HID0_DCE|HID0_ICFI|HID0_DCI)
377 #define CFG_HID0_FINAL 0
380 /*-----------------------------------------------------------------------
381 * RMR - Reset Mode Register 5-5
382 *-----------------------------------------------------------------------
383 * turn on Checkstop Reset Enable
387 /*-----------------------------------------------------------------------
388 * BCR - Bus Configuration 4-25
389 *-----------------------------------------------------------------------
393 /*-----------------------------------------------------------------------
394 * SIUMCR - SIU Module Configuration 4-31
395 *-----------------------------------------------------------------------
397 #define CFG_SIUMCR (SIUMCR_DPPC00|SIUMCR_APPC10|SIUMCR_BCTLC01)
399 /*-----------------------------------------------------------------------
400 * SYPCR - System Protection Control 4-35
401 * SYPCR can only be written once after reset!
402 *-----------------------------------------------------------------------
403 * Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable
405 #if defined(CONFIG_WATCHDOG)
406 #define CFG_SYPCR (SYPCR_SWTC|SYPCR_BMT|SYPCR_PBME|SYPCR_LBME|\
407 SYPCR_SWRI|SYPCR_SWP|SYPCR_SWE)
409 #define CFG_SYPCR (SYPCR_SWTC|SYPCR_BMT|SYPCR_PBME|SYPCR_LBME|\
410 SYPCR_SWRI|SYPCR_SWP)
411 #endif /* CONFIG_WATCHDOG */
413 /*-----------------------------------------------------------------------
414 * TMCNTSC - Time Counter Status and Control 4-40
415 *-----------------------------------------------------------------------
416 * Clear once per Second and Alarm Interrupt Status, Set 32KHz timersclk,
417 * and enable Time Counter
419 #define CFG_TMCNTSC (TMCNTSC_SEC|TMCNTSC_ALR|TMCNTSC_TCF|TMCNTSC_TCE)
421 /*-----------------------------------------------------------------------
422 * PISCR - Periodic Interrupt Status and Control 4-42
423 *-----------------------------------------------------------------------
424 * Clear Periodic Interrupt Status, Set 32KHz timersclk, and enable
427 #define CFG_PISCR (PISCR_PS|PISCR_PTF|PISCR_PTE)
429 /*-----------------------------------------------------------------------
430 * SCCR - System Clock Control 9-8
431 *-----------------------------------------------------------------------
432 * Ensure DFBRG is Divide by 16
434 #define CFG_SCCR (0x00000028 | SCCR_DFBRG01)
436 /*-----------------------------------------------------------------------
437 * RCCR - RISC Controller Configuration 13-7
438 *-----------------------------------------------------------------------
443 * Init Memory Controller:
445 * Bank Bus Machine PortSz Device
446 * ---- --- ------- ------ ------
447 * 0 60x GPCM 16 bit FLASH
448 * 1 60x GPCM 8 bit NAND
449 * 2 60x SDRAM 32 bit SDRAM
450 * 3 60x GPCM 8 bit UART
454 #define SDRAM_MAX_SIZE 0x08000000 /* max. 128 MB */
456 /* Minimum mask to separate preliminary
457 * address ranges for CS[0:2]
459 #define CFG_GLOBAL_SDRAM_LIMIT (32<<20) /* less than 32 MB */
461 #define CFG_MPTPR 0x6600
463 /*-----------------------------------------------------------------------------
464 * Address for Mode Register Set (MRS) command
465 *-----------------------------------------------------------------------------
467 #define CFG_MRS_OFFS 0x00000110
472 #define CFG_BR0_PRELIM ((CFG_FLASH_BASE & BRx_BA_MSK) |\
477 #define CFG_OR0_PRELIM (MEG_TO_AM(CFG_FLASH_SIZE) |\
480 #if defined(CONFIG_CMD_NAND)
481 /* Bank 1 - NAND Flash
483 #define CFG_NAND_BASE CFG_NAND0_BASE
484 #define CFG_NAND_SIZE 0x8000
486 #define CFG_OR_TIMING_NAND 0x000036
488 #define CFG_BR1_PRELIM ((CFG_NAND_BASE & BRx_BA_MSK) | BRx_PS_8 | BRx_MS_GPCM_P | BRx_V )
489 #define CFG_OR1_PRELIM (P2SZ_TO_AM(CFG_NAND_SIZE) | CFG_OR_TIMING_NAND )
492 /* Bank 2 - 60x bus SDRAM
494 #define CFG_PSRT 0x20
495 #define CFG_LSRT 0x20
497 #define CFG_BR2_PRELIM ((CFG_SDRAM_BASE & BRx_BA_MSK) |\
502 #define CFG_OR2_PRELIM CFG_OR2
505 /* SDRAM initialization values
507 #define CFG_OR2 ((~(CFG_GLOBAL_SDRAM_LIMIT-1) & ORxS_SDAM_MSK) |\
509 ORxS_ROWST_PBI0_A10 |\
512 #define CFG_PSDMR (PSDMR_SDAM_A13_IS_A5 |\
513 PSDMR_BSMA_A15_A17 |\
514 PSDMR_SDA10_PBI0_A11 |\
526 #define CFG_BR3_PRELIM ((CFG_UART_BASE & BRx_BA_MSK) | BRx_PS_8 | BRx_MS_GPCM_P | BRx_V )
527 #define CFG_OR3_PRELIM (((-CFG_UART_SIZE) & ORxG_AM_MSK) | ORxG_CSNT | ORxG_SCY_1_CLK | ORxG_TRLX )
529 #endif /* __CONFIG_H */