2 * ueberarbeitet durch Christoph Seyfert
4 * (C) Copyright 2004-2005 DENX Software Engineering,
5 * Wolfgang Grandegger <wg@denx.de>
9 * http://www.dave-tech.it
10 * http://www.wawnet.biz
11 * mailto:info@wawnet.biz
13 * Credits: Stefan Roese, Wolfgang Denk
15 * This program is free software; you can redistribute it and/or
16 * modify it under the terms of the GNU General Public License as
17 * published by the Free Software Foundation; either version 2 of
18 * the License, or (at your option) any later version.
20 * This program is distributed in the hope that it will be useful,
21 * but WITHOUT ANY WARRANTY; without even the implied warranty of
22 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
23 * GNU General Public License for more details.
25 * You should have received a copy of the GNU General Public License
26 * along with this program; if not, write to the Free Software
27 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
32 * board/config.h - configuration options, board specific
38 #define CONFIG_PPCHAMELEON_MODULE_BA 0 /* Basic Model */
39 #define CONFIG_PPCHAMELEON_MODULE_ME 1 /* Medium Model */
40 #define CONFIG_PPCHAMELEON_MODULE_HI 2 /* High-End Model */
41 #ifndef CONFIG_PPCHAMELEON_MODULE_MODEL
42 #define CONFIG_PPCHAMELEON_MODULE_MODEL CONFIG_PPCHAMELEON_MODULE_BA
45 /* Only one of the following two symbols must be defined (default is 25 MHz)
46 * CONFIG_PPCHAMELEON_CLK_25
47 * CONFIG_PPCHAMELEON_CLK_33
49 #if (!defined(CONFIG_PPCHAMELEON_CLK_25) && !defined(CONFIG_PPCHAMELEON_CLK_33))
50 #define CONFIG_PPCHAMELEON_CLK_25
53 #if (defined(CONFIG_PPCHAMELEON_CLK_25) && defined(CONFIG_PPCHAMELEON_CLK_33))
54 #error "* Two external frequencies (SysClk) are defined! *"
57 #undef CONFIG_PPCHAMELEON_SMI712
62 #undef __DEBUG_START_FROM_SRAM__
63 #define __DISABLE_MACHINE_EXCEPTION__
65 #ifdef __DEBUG_START_FROM_SRAM__
66 #define CFG_DUMMY_FLASH_SIZE 1024*1024*4
70 * High Level Configuration Options
74 #define CONFIG_405EP 1 /* This is a PPC405 CPU */
75 #define CONFIG_4xx 1 /* ...member of PPC4xx family */
76 #define CONFIG_PPCHAMELEONEVB 1 /* ...on a PPChameleonEVB board */
78 #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
79 #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */
81 #ifdef CONFIG_PPCHAMELEON_CLK_25
82 # define CONFIG_SYS_CLK_FREQ 25000000 /* external frequency to pll */
83 #elif (defined (CONFIG_PPCHAMELEON_CLK_33))
84 #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
86 # error "* External frequency (SysClk) not defined! *"
89 #define CONFIG_UART1_CONSOLE 1 /* Use second UART */
90 #define CONFIG_BAUDRATE 115200
91 #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
93 #define CONFIG_VERSION_VARIABLE 1 /* add version variable */
94 #define CONFIG_IDENT_STRING "1"
96 #undef CONFIG_BOOTARGS
99 #define CONFIG_ENV_OVERWRITE /* Let the user to change the Ethernet MAC addresses */
100 #define CONFIG_ETHADDR 00:50:C2:1E:AF:FE
101 #define CONFIG_HAS_ETH1
102 #define CONFIG_ETH1ADDR 00:50:C2:1E:AF:FD
104 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
105 #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
108 #undef CONFIG_EXT_PHY
109 #define CONFIG_NET_MULTI 1
111 #define CONFIG_MII 1 /* MII PHY management */
112 #ifndef CONFIG_EXT_PHY
113 #define CONFIG_PHY_ADDR 0 /* EMAC0 PHY address */
114 #define CONFIG_PHY1_ADDR 1 /* EMAC1 PHY address */
116 #define CONFIG_PHY_ADDR 2 /* PHY address */
118 #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ
120 #define CONFIG_TIMESTAMP /* Print image info with timestamp */
122 #define CONFIG_COMMANDS ( CONFIG_CMD_DFL | \
134 #define CONFIG_MAC_PARTITION
135 #define CONFIG_DOS_PARTITION
137 /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
138 #include <cmd_confdefs.h>
140 #undef CONFIG_WATCHDOG /* watchdog disabled */
142 #define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/
143 #define CFG_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */
145 #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */
148 * Miscellaneous configurable options
150 #define CFG_LONGHELP /* undef to save memory */
151 #define CFG_PROMPT "=> " /* Monitor Command Prompt */
153 #define CFG_HUSH_PARSER /* use "hush" command parser */
154 #ifdef CFG_HUSH_PARSER
155 #define CFG_PROMPT_HUSH_PS2 "> "
158 #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
159 #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
161 #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
163 #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
164 #define CFG_MAXARGS 16 /* max number of command args */
165 #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
167 #define CFG_DEVICE_NULLDEV 1 /* include nulldev device */
169 #define CFG_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
171 #define CFG_MEMTEST_START 0x0400000 /* memtest works on */
172 #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
174 #undef CFG_EXT_SERIAL_CLOCK /* no external serial clock used */
175 #define CFG_IGNORE_405_UART_ERRATA_59 /* ignore ppc405gp errata #59 */
176 #define CFG_BASE_BAUD 691200
178 /* The following table includes the supported baudrates */
179 #define CFG_BAUDRATE_TABLE \
180 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
181 57600, 115200, 230400, 460800, 921600 }
183 #define CFG_LOAD_ADDR 0x100000 /* default load address */
184 #define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
186 #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
188 #define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
190 /*-----------------------------------------------------------------------
192 *-----------------------------------------------------------------------
194 #define CFG_NAND0_BASE 0xFF400000
195 #define CFG_NAND1_BASE 0xFF000000
197 /* For CATcenter there is only NAND on the module */
198 #define CFG_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
199 #define SECTORSIZE 512
202 #define ADDR_COLUMN 1
204 #define ADDR_COLUMN_PAGE 3
206 #define NAND_ChipID_UNKNOWN 0x00
207 #define NAND_MAX_FLOORS 1
208 #define NAND_MAX_CHIPS 1
210 #define CFG_NAND0_CE (0x80000000 >> 1) /* our CE is GPIO1 */
211 #define CFG_NAND0_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */
212 #define CFG_NAND0_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */
213 #define CFG_NAND0_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */
215 #define CFG_NAND1_CE (0x80000000 >> 14) /* our CE is GPIO14 */
216 #define CFG_NAND1_CLE (0x80000000 >> 15) /* our CLE is GPIO15 */
217 #define CFG_NAND1_ALE (0x80000000 >> 16) /* our ALE is GPIO16 */
218 #define CFG_NAND1_RDY (0x80000000 >> 31) /* our RDY is GPIO31 */
221 #define NAND_DISABLE_CE(nand) do \
223 switch((unsigned long)(((struct nand_chip *)nand)->IO_ADDR)) \
225 case CFG_NAND0_BASE: \
226 out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND0_CE); \
228 case CFG_NAND1_BASE: \
229 out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND1_CE); \
234 #define NAND_ENABLE_CE(nand) do \
236 switch((unsigned long)(((struct nand_chip *)nand)->IO_ADDR)) \
238 case CFG_NAND0_BASE: \
239 out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND0_CE); \
241 case CFG_NAND1_BASE: \
242 out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND1_CE); \
248 #define NAND_CTL_CLRALE(nandptr) do \
250 switch((unsigned long)nandptr) \
252 case CFG_NAND0_BASE: \
253 out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND0_ALE); \
255 case CFG_NAND1_BASE: \
256 out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND1_ALE); \
261 #define NAND_CTL_SETALE(nandptr) do \
263 switch((unsigned long)nandptr) \
265 case CFG_NAND0_BASE: \
266 out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND0_ALE); \
268 case CFG_NAND1_BASE: \
269 out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND1_ALE); \
274 #define NAND_CTL_CLRCLE(nandptr) do \
276 switch((unsigned long)nandptr) \
278 case CFG_NAND0_BASE: \
279 out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND0_CLE); \
281 case CFG_NAND1_BASE: \
282 out32(GPIO0_OR, in32(GPIO0_OR) & ~CFG_NAND1_CLE); \
287 #define NAND_CTL_SETCLE(nandptr) do { \
288 switch((unsigned long)nandptr) { \
289 case CFG_NAND0_BASE: \
290 out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND0_CLE); \
292 case CFG_NAND1_BASE: \
293 out32(GPIO0_OR, in32(GPIO0_OR) | CFG_NAND1_CLE); \
299 /* constant delay (see also tR in the datasheet) */
300 #define NAND_WAIT_READY(nand) do { \
304 /* use the R/B pin */
308 #define WRITE_NAND_COMMAND(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)(d); } while(0)
309 #define WRITE_NAND_ADDRESS(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)(d); } while(0)
310 #define WRITE_NAND(d, adr) do{ *(volatile __u8 *)((unsigned long)adr) = (__u8)d; } while(0)
311 #define READ_NAND(adr) ((volatile unsigned char)(*(volatile __u8 *)(unsigned long)adr))
313 /*-----------------------------------------------------------------------
315 *-----------------------------------------------------------------------
317 #if 0 /* No PCI on CATcenter */
318 #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */
319 #define PCI_HOST_FORCE 1 /* configure as pci host */
320 #define PCI_HOST_AUTO 2 /* detected via arbiter enable */
322 #define CONFIG_PCI /* include pci support */
323 #define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */
324 #undef CONFIG_PCI_PNP /* do pci plug-and-play */
325 /* resource configuration */
327 #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */
329 #define CFG_PCI_SUBSYS_VENDORID 0x1014 /* PCI Vendor ID: IBM */
330 #define CFG_PCI_SUBSYS_DEVICEID 0x0000 /* PCI Device ID: --- */
331 #define CFG_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/
333 #define CFG_PCI_PTM1LA 0x00000000 /* point to sdram */
334 #define CFG_PCI_PTM1MS 0xfc000001 /* 64MB, enable hard-wired to 1 */
335 #define CFG_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */
336 #define CFG_PCI_PTM2LA 0xffc00000 /* point to flash */
337 #define CFG_PCI_PTM2MS 0xffc00001 /* 4MB, enable */
338 #define CFG_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */
341 /*-----------------------------------------------------------------------
342 * Start addresses for the final memory configuration
343 * (Set up by the startup code)
344 * Please note that CFG_SDRAM_BASE _must_ start at 0
346 #define CFG_SDRAM_BASE 0x00000000
347 #define CFG_FLASH_BASE 0xFFFC0000
348 #define CFG_MONITOR_BASE CFG_FLASH_BASE
349 #define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Monitor */
350 #define CFG_MALLOC_LEN (256 * 1024) /* Reserve 256 kB for malloc() */
353 * For booting Linux, the board info and command line data
354 * have to be in the first 8 MB of memory, since this is
355 * the maximum mapped by the Linux kernel during initialization.
357 #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
358 /*-----------------------------------------------------------------------
361 #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
362 #define CFG_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
364 #define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
365 #define CFG_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */
367 #define CFG_FLASH_WORD_SIZE unsigned short /* flash word size (width) */
368 #define CFG_FLASH_ADDR0 0x5555 /* 1st address for flash config cycles */
369 #define CFG_FLASH_ADDR1 0x2AAA /* 2nd address for flash config cycles */
371 * The following defines are added for buggy IOP480 byte interface.
372 * All other boards should use the standard values (CPCI405 etc.)
374 #define CFG_FLASH_READ0 0x0000 /* 0 is standard */
375 #define CFG_FLASH_READ1 0x0001 /* 1 is standard */
376 #define CFG_FLASH_READ2 0x0002 /* 2 is standard */
378 #define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
380 #if 0 /* test-only */
381 #define CFG_JFFS2_FIRST_BANK 0 /* use for JFFS2 */
382 #define CFG_JFFS2_NUM_BANKS 1 /* ! second bank contains U-Boot */
385 /*-----------------------------------------------------------------------
386 * Environment Variable setup
388 #define CFG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */
389 #define CFG_ENV_ADDR 0xFFFF8000 /* environment starts at the first small sector */
390 #define CFG_ENV_SECT_SIZE 0x2000 /* 8196 bytes may be used for env vars*/
391 #define CFG_ENV_ADDR_REDUND 0xFFFFA000
392 #define CFG_ENV_SIZE_REDUND 0x2000
394 #define CFG_NVRAM_BASE_ADDR 0xF0000500 /* NVRAM base address */
395 #define CFG_NVRAM_SIZE 242 /* NVRAM size */
397 /*-----------------------------------------------------------------------
398 * I2C EEPROM (CAT24WC16) for environment
400 #define CONFIG_HARD_I2C /* I2c with hardware support */
401 #define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
402 #define CFG_I2C_SLAVE 0x7F
404 #define CFG_I2C_EEPROM_ADDR 0x50 /* EEPROM CAT28WC08 */
405 #define CFG_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
406 /* mask of address bits that overflow into the "EEPROM chip address" */
407 /*#define CFG_I2C_EEPROM_ADDR_OVERFLOW 0x07*/
408 #define CFG_EEPROM_PAGE_WRITE_BITS 4 /* The Catalyst CAT24WC08 has */
409 /* 16 byte page write mode using*/
410 /* last 4 bits of the address */
411 #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
412 #define CFG_EEPROM_PAGE_WRITE_ENABLE
414 /*-----------------------------------------------------------------------
415 * Cache Configuration
417 #define CFG_DCACHE_SIZE 16384 /* For IBM 405 CPUs, older 405 ppc's */
418 /* have only 8kB, 16kB is save here */
419 #define CFG_CACHELINE_SIZE 32 /* ... */
420 #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
421 #define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
425 * Init Memory Controller:
427 * BR0/1 and OR0/1 (FLASH)
430 #define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */
432 /*-----------------------------------------------------------------------
433 * External Bus Controller (EBC) Setup
436 /* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */
437 #define CFG_EBC_PB0AP 0x92015480
438 #define CFG_EBC_PB0CR 0xFFC5A000 /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */
440 /* Memory Bank 1 (External SRAM) initialization */
441 /* Since this must replace NOR Flash, we use the same settings for CS0 */
442 #define CFG_EBC_PB1AP 0x92015480
443 #define CFG_EBC_PB1CR 0xFF85A000 /* BAS=0xFF8,BS=4MB,BU=R/W,BW=8bit */
445 /* Memory Bank 2 (Flash Bank 1, NAND-FLASH) initialization */
446 #define CFG_EBC_PB2AP 0x92015480
447 #define CFG_EBC_PB2CR 0xFF458000 /* BAS=0xFF4,BS=4MB,BU=R/W,BW=8bit */
449 /* Memory Bank 3 (Flash Bank 2, NAND-FLASH) initialization */
450 #define CFG_EBC_PB3AP 0x92015480
451 #define CFG_EBC_PB3CR 0xFF058000 /* BAS=0xFF0,BS=4MB,BU=R/W,BW=8bit */
453 #ifdef CONFIG_PPCHAMELEON_SMI712
455 * Video console (graphic: SMI LynxEM)
458 #define CONFIG_CFB_CONSOLE
459 #define CONFIG_VIDEO_SMI_LYNXEM
460 #define CONFIG_VIDEO_LOGO
461 /*#define CONFIG_VIDEO_BMP_LOGO*/
462 #define CONFIG_CONSOLE_EXTRA_INFO
463 #define CONFIG_VGA_AS_SINGLE_DEVICE
464 /* This is the base address (on 405EP-side) used to generate I/O accesses on PCI bus */
465 #define CFG_ISA_IO 0xE8000000
466 /* see also drivers/videomodes.c */
467 #define CFG_DEFAULT_VIDEO_MODE 0x303
470 /*-----------------------------------------------------------------------
473 /* FPGA internal regs */
474 #define CFG_FPGA_MODE 0x00
475 #define CFG_FPGA_STATUS 0x02
476 #define CFG_FPGA_TS 0x04
477 #define CFG_FPGA_TS_LOW 0x06
478 #define CFG_FPGA_TS_CAP0 0x10
479 #define CFG_FPGA_TS_CAP0_LOW 0x12
480 #define CFG_FPGA_TS_CAP1 0x14
481 #define CFG_FPGA_TS_CAP1_LOW 0x16
482 #define CFG_FPGA_TS_CAP2 0x18
483 #define CFG_FPGA_TS_CAP2_LOW 0x1a
484 #define CFG_FPGA_TS_CAP3 0x1c
485 #define CFG_FPGA_TS_CAP3_LOW 0x1e
488 #define CFG_FPGA_MODE_CF_RESET 0x0001
489 #define CFG_FPGA_MODE_TS_IRQ_ENABLE 0x0100
490 #define CFG_FPGA_MODE_TS_IRQ_CLEAR 0x1000
491 #define CFG_FPGA_MODE_TS_CLEAR 0x2000
493 /* FPGA Status Reg */
494 #define CFG_FPGA_STATUS_DIP0 0x0001
495 #define CFG_FPGA_STATUS_DIP1 0x0002
496 #define CFG_FPGA_STATUS_DIP2 0x0004
497 #define CFG_FPGA_STATUS_FLASH 0x0008
498 #define CFG_FPGA_STATUS_TS_IRQ 0x1000
500 #define CFG_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */
501 #define CFG_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/
503 /* FPGA program pin configuration */
504 #define CFG_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */
505 #define CFG_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */
506 #define CFG_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */
507 #define CFG_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */
508 #define CFG_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */
510 /*-----------------------------------------------------------------------
511 * Definitions for initial stack pointer and data area (in data cache)
513 /* use on chip memory ( OCM ) for temperary stack until sdram is tested */
514 #define CFG_TEMP_STACK_OCM 1
516 /* On Chip Memory location */
517 #define CFG_OCM_DATA_ADDR 0xF8000000
518 #define CFG_OCM_DATA_SIZE 0x1000
519 #define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of SDRAM */
520 #define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */
522 #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
523 #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
524 #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
526 /*-----------------------------------------------------------------------
527 * Definitions for GPIO setup (PPC405EP specific)
529 * GPIO0[0] - External Bus Controller BLAST output
530 * GPIO0[1-9] - Instruction trace outputs -> GPIO
531 * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs
532 * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO
533 * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs
534 * GPIO0[24-27] - UART0 control signal inputs/outputs
535 * GPIO0[28-29] - UART1 data signal input/output
536 * GPIO0[30] - EMAC0 input
537 * GPIO0[31] - EMAC1 reject packet as output
539 #define CFG_GPIO0_OSRH 0x40000550
540 #define CFG_GPIO0_OSRL 0x00000110
541 #define CFG_GPIO0_ISR1H 0x00000000
542 /*#define CFG_GPIO0_ISR1L 0x15555445*/
543 #define CFG_GPIO0_ISR1L 0x15555444
544 #define CFG_GPIO0_TSRH 0x00000000
545 #define CFG_GPIO0_TSRL 0x00000000
546 #define CFG_GPIO0_TCR 0xF7FF8014
549 * Internal Definitions
553 #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
554 #define BOOTFLAG_WARM 0x02 /* Software reboot */
557 #define CONFIG_NO_SERIAL_EEPROM
559 /*--------------------------------------------------------------------*/
561 #ifdef CONFIG_NO_SERIAL_EEPROM
564 !-----------------------------------------------------------------------
565 ! Defines for entry options.
566 ! Note: Because the 405EP SDRAM controller does not support ECC, ECC DIMMs that
567 ! are plugged in the board will be utilized as non-ECC DIMMs.
568 !-----------------------------------------------------------------------
570 #undef AUTO_MEMORY_CONFIG
571 #define DIMM_READ_ADDR 0xAB
572 #define DIMM_WRITE_ADDR 0xAA
574 #define CPC0_PLLMR0 (CNTRL_DCR_BASE+0x0) /* PLL mode 0 register */
575 #define CPC0_BOOT (CNTRL_DCR_BASE+0x1) /* Chip Clock Status register */
576 #define CPC0_CR1 (CNTRL_DCR_BASE+0x2) /* Chip Control 1 register */
577 #define CPC0_EPRCSR (CNTRL_DCR_BASE+0x3) /* EMAC PHY Rcv Clk Src register */
578 #define CPC0_PLLMR1 (CNTRL_DCR_BASE+0x4) /* PLL mode 1 register */
579 #define CPC0_UCR (CNTRL_DCR_BASE+0x5) /* UART Control register */
580 #define CPC0_SRR (CNTRL_DCR_BASE+0x6) /* Soft Reset register */
581 #define CPC0_JTAGID (CNTRL_DCR_BASE+0x7) /* JTAG ID register */
582 #define CPC0_SPARE (CNTRL_DCR_BASE+0x8) /* Spare DCR */
583 #define CPC0_PCI (CNTRL_DCR_BASE+0x9) /* PCI Control register */
585 /* Defines for CPC0_PLLMR1 Register fields */
586 #define PLL_ACTIVE 0x80000000
587 #define CPC0_PLLMR1_SSCS 0x80000000
588 #define PLL_RESET 0x40000000
589 #define CPC0_PLLMR1_PLLR 0x40000000
590 /* Feedback multiplier */
591 #define PLL_FBKDIV 0x00F00000
592 #define CPC0_PLLMR1_FBDV 0x00F00000
593 #define PLL_FBKDIV_16 0x00000000
594 #define PLL_FBKDIV_1 0x00100000
595 #define PLL_FBKDIV_2 0x00200000
596 #define PLL_FBKDIV_3 0x00300000
597 #define PLL_FBKDIV_4 0x00400000
598 #define PLL_FBKDIV_5 0x00500000
599 #define PLL_FBKDIV_6 0x00600000
600 #define PLL_FBKDIV_7 0x00700000
601 #define PLL_FBKDIV_8 0x00800000
602 #define PLL_FBKDIV_9 0x00900000
603 #define PLL_FBKDIV_10 0x00A00000
604 #define PLL_FBKDIV_11 0x00B00000
605 #define PLL_FBKDIV_12 0x00C00000
606 #define PLL_FBKDIV_13 0x00D00000
607 #define PLL_FBKDIV_14 0x00E00000
608 #define PLL_FBKDIV_15 0x00F00000
609 /* Forward A divisor */
610 #define PLL_FWDDIVA 0x00070000
611 #define CPC0_PLLMR1_FWDVA 0x00070000
612 #define PLL_FWDDIVA_8 0x00000000
613 #define PLL_FWDDIVA_7 0x00010000
614 #define PLL_FWDDIVA_6 0x00020000
615 #define PLL_FWDDIVA_5 0x00030000
616 #define PLL_FWDDIVA_4 0x00040000
617 #define PLL_FWDDIVA_3 0x00050000
618 #define PLL_FWDDIVA_2 0x00060000
619 #define PLL_FWDDIVA_1 0x00070000
620 /* Forward B divisor */
621 #define PLL_FWDDIVB 0x00007000
622 #define CPC0_PLLMR1_FWDVB 0x00007000
623 #define PLL_FWDDIVB_8 0x00000000
624 #define PLL_FWDDIVB_7 0x00001000
625 #define PLL_FWDDIVB_6 0x00002000
626 #define PLL_FWDDIVB_5 0x00003000
627 #define PLL_FWDDIVB_4 0x00004000
628 #define PLL_FWDDIVB_3 0x00005000
629 #define PLL_FWDDIVB_2 0x00006000
630 #define PLL_FWDDIVB_1 0x00007000
632 #define PLL_TUNE_MASK 0x000003FF
633 #define PLL_TUNE_2_M_3 0x00000133 /* 2 <= M <= 3 */
634 #define PLL_TUNE_4_M_6 0x00000134 /* 3 < M <= 6 */
635 #define PLL_TUNE_7_M_10 0x00000138 /* 6 < M <= 10 */
636 #define PLL_TUNE_11_M_14 0x0000013C /* 10 < M <= 14 */
637 #define PLL_TUNE_15_M_40 0x0000023E /* 14 < M <= 40 */
638 #define PLL_TUNE_VCO_LOW 0x00000000 /* 500MHz <= VCO <= 800MHz */
639 #define PLL_TUNE_VCO_HI 0x00000080 /* 800MHz < VCO <= 1000MHz */
641 /* Defines for CPC0_PLLMR0 Register fields */
643 #define PLL_CPUDIV 0x00300000
644 #define CPC0_PLLMR0_CCDV 0x00300000
645 #define PLL_CPUDIV_1 0x00000000
646 #define PLL_CPUDIV_2 0x00100000
647 #define PLL_CPUDIV_3 0x00200000
648 #define PLL_CPUDIV_4 0x00300000
650 #define PLL_PLBDIV 0x00030000
651 #define CPC0_PLLMR0_CBDV 0x00030000
652 #define PLL_PLBDIV_1 0x00000000
653 #define PLL_PLBDIV_2 0x00010000
654 #define PLL_PLBDIV_3 0x00020000
655 #define PLL_PLBDIV_4 0x00030000
657 #define PLL_OPBDIV 0x00003000
658 #define CPC0_PLLMR0_OPDV 0x00003000
659 #define PLL_OPBDIV_1 0x00000000
660 #define PLL_OPBDIV_2 0x00001000
661 #define PLL_OPBDIV_3 0x00002000
662 #define PLL_OPBDIV_4 0x00003000
664 #define PLL_EXTBUSDIV 0x00000300
665 #define CPC0_PLLMR0_EPDV 0x00000300
666 #define PLL_EXTBUSDIV_2 0x00000000
667 #define PLL_EXTBUSDIV_3 0x00000100
668 #define PLL_EXTBUSDIV_4 0x00000200
669 #define PLL_EXTBUSDIV_5 0x00000300
671 #define PLL_MALDIV 0x00000030
672 #define CPC0_PLLMR0_MPDV 0x00000030
673 #define PLL_MALDIV_1 0x00000000
674 #define PLL_MALDIV_2 0x00000010
675 #define PLL_MALDIV_3 0x00000020
676 #define PLL_MALDIV_4 0x00000030
678 #define PLL_PCIDIV 0x00000003
679 #define CPC0_PLLMR0_PPFD 0x00000003
680 #define PLL_PCIDIV_1 0x00000000
681 #define PLL_PCIDIV_2 0x00000001
682 #define PLL_PCIDIV_3 0x00000002
683 #define PLL_PCIDIV_4 0x00000003
685 #ifdef CONFIG_PPCHAMELEON_CLK_25
686 /* CPU - PLB/SDRAM - EBC - OPB - PCI (assuming a 25.0 MHz input clock to the 405EP) */
687 #define PPCHAMELEON_PLLMR0_133_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_1 | \
688 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
689 PLL_MALDIV_1 | PLL_PCIDIV_4)
690 #define PPCHAMELEON_PLLMR1_133_133_33_66_33 (PLL_FBKDIV_8 | \
691 PLL_FWDDIVA_6 | PLL_FWDDIVB_4 | \
692 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
694 #define PPCHAMELEON_PLLMR0_200_100_50_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
695 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
696 PLL_MALDIV_1 | PLL_PCIDIV_4)
697 #define PPCHAMELEON_PLLMR1_200_100_50_33 (PLL_FBKDIV_8 | \
698 PLL_FWDDIVA_4 | PLL_FWDDIVB_4 | \
699 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
701 #define PPCHAMELEON_PLLMR0_266_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
702 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
703 PLL_MALDIV_1 | PLL_PCIDIV_4)
704 #define PPCHAMELEON_PLLMR1_266_133_33_66_33 (PLL_FBKDIV_8 | \
705 PLL_FWDDIVA_3 | PLL_FWDDIVB_4 | \
706 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
708 #define PPCHAMELEON_PLLMR0_333_111_37_55_55 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \
709 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
710 PLL_MALDIV_1 | PLL_PCIDIV_2)
711 #define PPCHAMELEON_PLLMR1_333_111_37_55_55 (PLL_FBKDIV_10 | \
712 PLL_FWDDIVA_3 | PLL_FWDDIVB_4 | \
713 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI)
715 #elif (defined (CONFIG_PPCHAMELEON_CLK_33))
717 /* CPU - PLB/SDRAM - EBC - OPB - PCI (assuming a 33.3MHz input clock to the 405EP) */
718 #define PPCHAMELEON_PLLMR0_133_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_1 | \
719 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
720 PLL_MALDIV_1 | PLL_PCIDIV_4)
721 #define PPCHAMELEON_PLLMR1_133_133_33_66_33 (PLL_FBKDIV_4 | \
722 PLL_FWDDIVA_6 | PLL_FWDDIVB_6 | \
723 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
725 #define PPCHAMELEON_PLLMR0_200_100_50_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
726 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
727 PLL_MALDIV_1 | PLL_PCIDIV_4)
728 #define PPCHAMELEON_PLLMR1_200_100_50_33 (PLL_FBKDIV_6 | \
729 PLL_FWDDIVA_4 | PLL_FWDDIVB_4 | \
730 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
732 #define PPCHAMELEON_PLLMR0_266_133_33_66_33 (PLL_CPUDIV_1 | PLL_PLBDIV_2 | \
733 PLL_OPBDIV_2 | PLL_EXTBUSDIV_4 | \
734 PLL_MALDIV_1 | PLL_PCIDIV_4)
735 #define PPCHAMELEON_PLLMR1_266_133_33_66_33 (PLL_FBKDIV_8 | \
736 PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \
737 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_LOW)
739 #define PPCHAMELEON_PLLMR0_333_111_37_55_55 (PLL_CPUDIV_1 | PLL_PLBDIV_3 | \
740 PLL_OPBDIV_2 | PLL_EXTBUSDIV_3 | \
741 PLL_MALDIV_1 | PLL_PCIDIV_2)
742 #define PPCHAMELEON_PLLMR1_333_111_37_55_55 (PLL_FBKDIV_10 | \
743 PLL_FWDDIVA_3 | PLL_FWDDIVB_3 | \
744 PLL_TUNE_15_M_40 | PLL_TUNE_VCO_HI)
747 #error "* External frequency (SysClk) not defined! *"
750 #if (CONFIG_PPCHAMELEON_MODULE_MODEL == CONFIG_PPCHAMELEON_MODULE_HI)
752 #define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_333_111_37_55_55
753 #define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_333_111_37_55_55
754 #define CFG_OPB_FREQ 55555555
756 #elif (CONFIG_PPCHAMELEON_MODULE_MODEL == CONFIG_PPCHAMELEON_MODULE_ME)
757 #define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_266_133_33_66_33
758 #define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_266_133_33_66_33
759 #define CFG_OPB_FREQ 66666666
761 /* Model BA (default) */
762 #define PLLMR0_DEFAULT PPCHAMELEON_PLLMR0_133_133_33_66_33
763 #define PLLMR1_DEFAULT PPCHAMELEON_PLLMR1_133_133_33_66_33
764 #define CFG_OPB_FREQ 66666666
767 #endif /* CONFIG_NO_SERIAL_EEPROM */
769 #define CONFIG_JFFS2_NAND 1 /* jffs2 on nand support */
770 #define CONFIG_JFFS2_NAND_DEV 0 /* nand device jffs2 lives on */
771 #define CONFIG_JFFS2_NAND_OFF 0 /* start of jffs2 partition */
772 #define CONFIG_JFFS2_NAND_SIZE 2*1024*1024 /* size of jffs2 partition */
773 #define NAND_CACHE_PAGES 16 /* size of nand cache in 512 bytes pages */
775 #endif /* __CONFIG_H */