2 * Copyright (c) 2011, Max Filippov, Open Source and Linux Lab.
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
7 * * Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * * Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * * Neither the name of the Open Source and Linux Lab nor the
13 * names of its contributors may be used to endorse or promote products
14 * derived from this software without specific prior written permission.
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
18 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
19 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
20 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
21 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
22 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
23 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
25 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
32 #include "exec/memory.h"
33 #include "exec/address-spaces.h"
39 #include "qemu-char.h"
40 #include "xtensa_bootparam.h"
42 typedef struct LxBoardDesc {
44 size_t flash_sector_size;
48 typedef struct Lx60FpgaState {
54 static void lx60_fpga_reset(void *opaque)
56 Lx60FpgaState *s = opaque;
62 static uint64_t lx60_fpga_read(void *opaque, hwaddr addr,
65 Lx60FpgaState *s = opaque;
68 case 0x0: /*build date code*/
71 case 0x4: /*processor clock frequency, Hz*/
74 case 0x8: /*LEDs (off = 0, on = 1)*/
77 case 0xc: /*DIP switches (off = 0, on = 1)*/
83 static void lx60_fpga_write(void *opaque, hwaddr addr,
84 uint64_t val, unsigned size)
86 Lx60FpgaState *s = opaque;
89 case 0x8: /*LEDs (off = 0, on = 1)*/
93 case 0x10: /*board reset*/
95 qemu_system_reset_request();
101 static const MemoryRegionOps lx60_fpga_ops = {
102 .read = lx60_fpga_read,
103 .write = lx60_fpga_write,
104 .endianness = DEVICE_NATIVE_ENDIAN,
107 static Lx60FpgaState *lx60_fpga_init(MemoryRegion *address_space,
110 Lx60FpgaState *s = g_malloc(sizeof(Lx60FpgaState));
112 memory_region_init_io(&s->iomem, &lx60_fpga_ops, s,
113 "lx60.fpga", 0x10000);
114 memory_region_add_subregion(address_space, base, &s->iomem);
116 qemu_register_reset(lx60_fpga_reset, s);
120 static void lx60_net_init(MemoryRegion *address_space,
124 qemu_irq irq, NICInfo *nd)
130 dev = qdev_create(NULL, "open_eth");
131 qdev_set_nic_properties(dev, nd);
132 qdev_init_nofail(dev);
134 s = sysbus_from_qdev(dev);
135 sysbus_connect_irq(s, 0, irq);
136 memory_region_add_subregion(address_space, base,
137 sysbus_mmio_get_region(s, 0));
138 memory_region_add_subregion(address_space, descriptors,
139 sysbus_mmio_get_region(s, 1));
141 ram = g_malloc(sizeof(*ram));
142 memory_region_init_ram(ram, "open_eth.ram", 16384);
143 vmstate_register_ram_global(ram);
144 memory_region_add_subregion(address_space, buffers, ram);
147 static uint64_t translate_phys_addr(void *env, uint64_t addr)
149 return cpu_get_phys_page_debug(env, addr);
152 static void lx60_reset(void *opaque)
154 XtensaCPU *cpu = opaque;
159 static void lx_init(const LxBoardDesc *board, QEMUMachineInitArgs *args)
161 #ifdef TARGET_WORDS_BIGENDIAN
166 MemoryRegion *system_memory = get_system_memory();
167 XtensaCPU *cpu = NULL;
168 CPUXtensaState *env = NULL;
169 MemoryRegion *ram, *rom, *system_io;
171 pflash_t *flash = NULL;
172 const char *cpu_model = args->cpu_model;
173 const char *kernel_filename = args->kernel_filename;
174 const char *kernel_cmdline = args->kernel_cmdline;
178 cpu_model = XTENSA_DEFAULT_CPU_MODEL;
181 for (n = 0; n < smp_cpus; n++) {
182 cpu = cpu_xtensa_init(cpu_model);
184 fprintf(stderr, "Unable to find CPU definition\n");
189 env->sregs[PRID] = n;
190 qemu_register_reset(lx60_reset, cpu);
191 /* Need MMU initialized prior to ELF loading,
192 * so that ELF gets loaded into virtual addresses
197 ram = g_malloc(sizeof(*ram));
198 memory_region_init_ram(ram, "lx60.dram", args->ram_size);
199 vmstate_register_ram_global(ram);
200 memory_region_add_subregion(system_memory, 0, ram);
202 system_io = g_malloc(sizeof(*system_io));
203 memory_region_init(system_io, "lx60.io", 224 * 1024 * 1024);
204 memory_region_add_subregion(system_memory, 0xf0000000, system_io);
205 lx60_fpga_init(system_io, 0x0d020000);
206 if (nd_table[0].used) {
207 lx60_net_init(system_io, 0x0d030000, 0x0d030400, 0x0d800000,
208 xtensa_get_extint(env, 1), nd_table);
211 if (!serial_hds[0]) {
212 serial_hds[0] = qemu_chr_new("serial0", "null", NULL);
215 serial_mm_init(system_io, 0x0d050020, 2, xtensa_get_extint(env, 0),
216 115200, serial_hds[0], DEVICE_NATIVE_ENDIAN);
218 dinfo = drive_get(IF_PFLASH, 0, 0);
220 flash = pflash_cfi01_register(0xf8000000,
221 NULL, "lx60.io.flash", board->flash_size,
222 dinfo->bdrv, board->flash_sector_size,
223 board->flash_size / board->flash_sector_size,
224 4, 0x0000, 0x0000, 0x0000, 0x0000, be);
226 fprintf(stderr, "Unable to mount pflash\n");
231 /* Use presence of kernel file name as 'boot from SRAM' switch. */
232 if (kernel_filename) {
233 rom = g_malloc(sizeof(*rom));
234 memory_region_init_ram(rom, "lx60.sram", board->sram_size);
235 vmstate_register_ram_global(rom);
236 memory_region_add_subregion(system_memory, 0xfe000000, rom);
238 /* Put kernel bootparameters to the end of that SRAM */
239 if (kernel_cmdline) {
240 size_t cmdline_size = strlen(kernel_cmdline) + 1;
241 size_t bp_size = sizeof(BpTag[4]) + cmdline_size;
242 uint32_t tagptr = (0xfe000000 + board->sram_size - bp_size) & ~0xff;
244 env->regs[2] = tagptr;
246 tagptr = put_tag(tagptr, 0x7b0b, 0, NULL);
247 if (cmdline_size > 1) {
248 tagptr = put_tag(tagptr, 0x1001,
249 cmdline_size, kernel_cmdline);
251 tagptr = put_tag(tagptr, 0x7e0b, 0, NULL);
254 uint64_t elf_lowaddr;
255 int success = load_elf(kernel_filename, translate_phys_addr, env,
256 &elf_entry, &elf_lowaddr, NULL, be, ELF_MACHINE, 0);
262 MemoryRegion *flash_mr = pflash_cfi01_get_memory(flash);
263 MemoryRegion *flash_io = g_malloc(sizeof(*flash_io));
265 memory_region_init_alias(flash_io, "lx60.flash",
266 flash_mr, 0, board->flash_size);
267 memory_region_add_subregion(system_memory, 0xfe000000,
273 static void xtensa_lx60_init(QEMUMachineInitArgs *args)
275 static const LxBoardDesc lx60_board = {
276 .flash_size = 0x400000,
277 .flash_sector_size = 0x10000,
278 .sram_size = 0x20000,
280 lx_init(&lx60_board, args);
283 static void xtensa_lx200_init(QEMUMachineInitArgs *args)
285 static const LxBoardDesc lx200_board = {
286 .flash_size = 0x1000000,
287 .flash_sector_size = 0x20000,
288 .sram_size = 0x2000000,
290 lx_init(&lx200_board, args);
293 static QEMUMachine xtensa_lx60_machine = {
295 .desc = "lx60 EVB (" XTENSA_DEFAULT_CPU_MODEL ")",
296 .init = xtensa_lx60_init,
300 static QEMUMachine xtensa_lx200_machine = {
302 .desc = "lx200 EVB (" XTENSA_DEFAULT_CPU_MODEL ")",
303 .init = xtensa_lx200_init,
307 static void xtensa_lx_machines_init(void)
309 qemu_register_machine(&xtensa_lx60_machine);
310 qemu_register_machine(&xtensa_lx200_machine);
313 machine_init(xtensa_lx_machines_init);