1 /* Definitions of target machine for GNU compiler. MIPS version.
2 Copyright (C) 1989, 90-6, 1997 Free Software Foundation, Inc.
3 Contributed by A. Lichnewsky (lich@inria.inria.fr).
4 Changed by Michael Meissner (meissner@osf.org).
5 64 bit r4000 support by Ian Lance Taylor (ian@cygnus.com) and
6 Brendan Eich (brendan@microunity.com).
8 This file is part of GNU CC.
10 GNU CC is free software; you can redistribute it and/or modify
11 it under the terms of the GNU General Public License as published by
12 the Free Software Foundation; either version 2, or (at your option)
15 GNU CC is distributed in the hope that it will be useful,
16 but WITHOUT ANY WARRANTY; without even the implied warranty of
17 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 GNU General Public License for more details.
20 You should have received a copy of the GNU General Public License
21 along with GNU CC; see the file COPYING. If not, write to
22 the Free Software Foundation, 59 Temple Place - Suite 330,
23 Boston, MA 02111-1307, USA. */
26 /* Standard GCC variables that we reference. */
28 extern char *asm_file_name;
29 extern char call_used_regs[];
30 extern int current_function_calls_alloca;
31 extern int flag_omit_frame_pointer;
32 extern int frame_pointer_needed;
33 extern char *language_string;
34 extern int may_call_alloca;
36 extern char **save_argv;
37 extern int target_flags;
38 extern char *version_string;
40 /* MIPS external variables defined in mips.c. */
44 CMP_SI, /* compare four byte integers */
45 CMP_DI, /* compare eight byte integers */
46 CMP_SF, /* compare single precision floats */
47 CMP_DF, /* compare double precision floats */
48 CMP_MAX /* max comparison type */
51 /* types of delay slot */
53 DELAY_NONE, /* no delay slot */
54 DELAY_LOAD, /* load from memory delay */
55 DELAY_HILO, /* move from/to hi/lo registers */
56 DELAY_FCMP /* delay after doing c.<xx>.{d,s} */
59 /* Which processor to schedule for. Since there is no difference between
60 a R2000 and R3000 in terms of the scheduler, we collapse them into
61 just an R3000. The elements of the enumeration must match exactly
62 the cpu attribute in the mips.md machine description. */
77 /* Recast the cpu class to be the cpu attribute. */
78 #define mips_cpu_attr ((enum attr_cpu)mips_cpu)
80 /* Which ABI to use. This is only used by the Irix 6 port currently. */
89 #ifndef MIPS_ABI_DEFAULT
90 /* We define this away so that there is no extra runtime cost if the target
91 doesn't support multiple ABIs. */
92 #define mips_abi ABI_32
94 extern enum mips_abi_type mips_abi;
97 /* Whether to emit abicalls code sequences or not. */
99 enum mips_abicalls_type {
104 /* Recast the abicalls class to be the abicalls attribute. */
105 #define mips_abicalls_attr ((enum attr_abicalls)mips_abicalls)
107 /* Which type of block move to do (whether or not the last store is
108 split out so it can fill a branch delay slot). */
110 enum block_move_type {
111 BLOCK_MOVE_NORMAL, /* generate complete block move */
112 BLOCK_MOVE_NOT_LAST, /* generate all but last store */
113 BLOCK_MOVE_LAST /* generate just the last store */
116 extern char mips_reg_names[][8]; /* register names (a0 vs. $4). */
117 extern char mips_print_operand_punct[]; /* print_operand punctuation chars */
118 extern char *current_function_file; /* filename current function is in */
119 extern int num_source_filenames; /* current .file # */
120 extern int inside_function; /* != 0 if inside of a function */
121 extern int ignore_line_number; /* != 0 if we are to ignore next .loc */
122 extern int file_in_function_warning; /* warning given about .file in func */
123 extern int sdb_label_count; /* block start/end next label # */
124 extern int sdb_begin_function_line; /* Starting Line of current function */
125 extern int mips_section_threshold; /* # bytes of data/sdata cutoff */
126 extern int g_switch_value; /* value of the -G xx switch */
127 extern int g_switch_set; /* whether -G xx was passed. */
128 extern int sym_lineno; /* sgi next label # for each stmt */
129 extern int set_noreorder; /* # of nested .set noreorder's */
130 extern int set_nomacro; /* # of nested .set nomacro's */
131 extern int set_noat; /* # of nested .set noat's */
132 extern int set_volatile; /* # of nested .set volatile's */
133 extern int mips_branch_likely; /* emit 'l' after br (branch likely) */
134 extern int mips_dbx_regno[]; /* Map register # to debug register # */
135 extern struct rtx_def *branch_cmp[2]; /* operands for compare */
136 extern enum cmp_type branch_type; /* what type of branch to use */
137 extern enum processor_type mips_cpu; /* which cpu are we scheduling for */
138 extern enum mips_abicalls_type mips_abicalls;/* for svr4 abi pic calls */
139 extern int mips_isa; /* architectural level */
140 extern char *mips_cpu_string; /* for -mcpu=<xxx> */
141 extern char *mips_isa_string; /* for -mips{1,2,3,4} */
142 extern char *mips_abi_string; /* for -misa={32,n32,64} */
143 extern int mips_split_addresses; /* perform high/lo_sum support */
144 extern int dslots_load_total; /* total # load related delay slots */
145 extern int dslots_load_filled; /* # filled load delay slots */
146 extern int dslots_jump_total; /* total # jump related delay slots */
147 extern int dslots_jump_filled; /* # filled jump delay slots */
148 extern int dslots_number_nops; /* # of nops needed by previous insn */
149 extern int num_refs[3]; /* # 1/2/3 word references */
150 extern struct rtx_def *mips_load_reg; /* register to check for load delay */
151 extern struct rtx_def *mips_load_reg2; /* 2nd reg to check for load delay */
152 extern struct rtx_def *mips_load_reg3; /* 3rd reg to check for load delay */
153 extern struct rtx_def *mips_load_reg4; /* 4th reg to check for load delay */
154 extern struct rtx_def *embedded_pic_fnaddr_rtx; /* function address */
156 /* Functions within mips.c that we reference. */
158 extern void abort_with_insn ();
159 extern int arith32_operand ();
160 extern int arith_operand ();
161 extern int cmp_op ();
162 extern long compute_frame_size ();
163 extern int epilogue_reg_mentioned_p ();
164 extern void expand_block_move ();
165 extern int equality_op ();
166 extern void final_prescan_insn ();
167 extern struct rtx_def * function_arg ();
168 extern void function_arg_advance ();
169 extern int function_arg_partial_nregs ();
170 extern int function_arg_pass_by_reference ();
171 extern void function_epilogue ();
172 extern void function_prologue ();
173 extern void gen_conditional_branch ();
174 extern void gen_conditional_move ();
175 extern struct rtx_def * gen_int_relational ();
176 extern void init_cumulative_args ();
177 extern int large_int ();
178 extern int mips_address_cost ();
179 extern void mips_asm_file_end ();
180 extern void mips_asm_file_start ();
181 extern int mips_const_double_ok ();
182 extern void mips_count_memory_refs ();
183 extern int mips_debugger_offset ();
184 extern void mips_declare_object ();
185 extern int mips_epilogue_delay_slots ();
186 extern void mips_expand_epilogue ();
187 extern void mips_expand_prologue ();
188 extern int mips_check_split ();
189 extern char *mips_fill_delay_slot ();
190 extern char *mips_move_1word ();
191 extern char *mips_move_2words ();
192 extern void mips_output_double ();
193 extern int mips_output_external ();
194 extern void mips_output_float ();
195 extern void mips_output_filename ();
196 extern void mips_output_lineno ();
197 extern char *output_block_move ();
198 extern void override_options ();
199 extern int pc_or_label_operand ();
200 extern void print_operand_address ();
201 extern void print_operand ();
202 extern void print_options ();
203 extern int reg_or_0_operand ();
204 extern int simple_epilogue_p ();
205 extern int simple_memory_operand ();
206 extern int small_int ();
208 extern int uns_arith_operand ();
209 extern struct rtx_def * embedded_pic_offset ();
211 /* Recognition functions that return if a condition is true. */
212 extern int address_operand ();
213 extern int const_double_operand ();
214 extern int const_int_operand ();
215 extern int general_operand ();
216 extern int immediate_operand ();
217 extern int memory_address_p ();
218 extern int memory_operand ();
219 extern int nonimmediate_operand ();
220 extern int nonmemory_operand ();
221 extern int register_operand ();
222 extern int scratch_operand ();
223 extern int move_operand ();
224 extern int movdi_operand ();
225 extern int se_register_operand ();
226 extern int se_reg_or_0_operand ();
227 extern int se_uns_arith_operand ();
228 extern int se_arith_operand ();
229 extern int se_nonmemory_operand ();
230 extern int se_nonimmediate_operand ();
232 /* Functions to change what output section we are using. */
233 extern void data_section ();
234 extern void rdata_section ();
235 extern void readonly_data_section ();
236 extern void sdata_section ();
237 extern void text_section ();
239 /* Stubs for half-pic support if not OSF/1 reference platform. */
242 #define HALF_PIC_P() 0
243 #define HALF_PIC_NUMBER_PTRS 0
244 #define HALF_PIC_NUMBER_REFS 0
245 #define HALF_PIC_ENCODE(DECL)
246 #define HALF_PIC_DECLARE(NAME)
247 #define HALF_PIC_INIT() error ("half-pic init called on systems that don't support it.")
248 #define HALF_PIC_ADDRESS_P(X) 0
249 #define HALF_PIC_PTR(X) X
250 #define HALF_PIC_FINISH(STREAM)
254 /* Run-time compilation parameters selecting different hardware subsets. */
256 /* Macros used in the machine description to test the flags. */
258 /* Bits for real switches */
259 #define MASK_INT64 0x00000001 /* ints are 64 bits */
260 #define MASK_LONG64 0x00000002 /* longs and pointers are 64 bits */
261 #define MASK_SPLIT_ADDR 0x00000004 /* Address splitting is enabled. */
262 #define MASK_GPOPT 0x00000008 /* Optimize for global pointer */
263 #define MASK_GAS 0x00000010 /* Gas used instead of MIPS as */
264 #define MASK_NAME_REGS 0x00000020 /* Use MIPS s/w reg name convention */
265 #define MASK_STATS 0x00000040 /* print statistics to stderr */
266 #define MASK_MEMCPY 0x00000080 /* call memcpy instead of inline code*/
267 #define MASK_SOFT_FLOAT 0x00000100 /* software floating point */
268 #define MASK_FLOAT64 0x00000200 /* fp registers are 64 bits */
269 #define MASK_ABICALLS 0x00000400 /* emit .abicalls/.cprestore/.cpload */
270 #define MASK_HALF_PIC 0x00000800 /* Emit OSF-style pic refs to externs*/
271 #define MASK_LONG_CALLS 0x00001000 /* Always call through a register */
272 #define MASK_64BIT 0x00002000 /* Use 64 bit GP registers and insns */
273 #define MASK_EMBEDDED_PIC 0x00004000 /* Generate embedded PIC code */
274 #define MASK_EMBEDDED_DATA 0x00008000 /* Reduce RAM usage, not fast code */
275 #define MASK_BIG_ENDIAN 0x00010000 /* Generate big endian code */
276 #define MASK_SINGLE_FLOAT 0x00020000 /* Only single precision FPU. */
277 #define MASK_MAD 0x00040000 /* Generate mad/madu as on 4650. */
278 #define MASK_4300_MUL_FIX 0x00080000 /* Work-around early Vr4300 CPU bug */
280 /* Dummy switches used only in spec's*/
281 #define MASK_MIPS_TFILE 0x00000000 /* flag for mips-tfile usage */
283 /* Debug switches, not documented */
284 #define MASK_DEBUG 0x40000000 /* Eliminate version # in .s file */
285 #define MASK_DEBUG_A 0x20000000 /* don't allow <label>($reg) addrs */
286 #define MASK_DEBUG_B 0x10000000 /* GO_IF_LEGITIMATE_ADDRESS debug */
287 #define MASK_DEBUG_C 0x08000000 /* don't expand seq, etc. */
288 #define MASK_DEBUG_D 0x04000000 /* don't do define_split's */
289 #define MASK_DEBUG_E 0x02000000 /* function_arg debug */
290 #define MASK_DEBUG_F 0x01000000 /* don't try to suppress load nop's */
291 #define MASK_DEBUG_G 0x00800000 /* don't support 64 bit arithmetic */
292 #define MASK_DEBUG_H 0x00400000 /* allow ints in FP registers */
293 #define MASK_DEBUG_I 0x00200000 /* unused */
294 #define MASK_DEBUG_J 0x00100000 /* unused */
296 /* r4000 64 bit sizes */
297 #define TARGET_INT64 (target_flags & MASK_INT64)
298 #define TARGET_LONG64 (target_flags & MASK_LONG64)
299 #define TARGET_FLOAT64 (target_flags & MASK_FLOAT64)
300 #define TARGET_64BIT (target_flags & MASK_64BIT)
302 /* Mips vs. GNU linker */
303 #define TARGET_SPLIT_ADDRESSES (target_flags & MASK_SPLIT_ADDR)
305 /* Mips vs. GNU assembler */
306 #define TARGET_GAS (target_flags & MASK_GAS)
307 #define TARGET_UNIX_ASM (!TARGET_GAS)
308 #define TARGET_MIPS_AS TARGET_UNIX_ASM
311 #define TARGET_DEBUG_MODE (target_flags & MASK_DEBUG)
312 #define TARGET_DEBUG_A_MODE (target_flags & MASK_DEBUG_A)
313 #define TARGET_DEBUG_B_MODE (target_flags & MASK_DEBUG_B)
314 #define TARGET_DEBUG_C_MODE (target_flags & MASK_DEBUG_C)
315 #define TARGET_DEBUG_D_MODE (target_flags & MASK_DEBUG_D)
316 #define TARGET_DEBUG_E_MODE (target_flags & MASK_DEBUG_E)
317 #define TARGET_DEBUG_F_MODE (target_flags & MASK_DEBUG_F)
318 #define TARGET_DEBUG_G_MODE (target_flags & MASK_DEBUG_G)
319 #define TARGET_DEBUG_H_MODE (target_flags & MASK_DEBUG_H)
320 #define TARGET_DEBUG_I_MODE (target_flags & MASK_DEBUG_I)
321 #define TARGET_DEBUG_J_MODE (target_flags & MASK_DEBUG_J)
323 /* Reg. Naming in .s ($21 vs. $a0) */
324 #define TARGET_NAME_REGS (target_flags & MASK_NAME_REGS)
326 /* Optimize for Sdata/Sbss */
327 #define TARGET_GP_OPT (target_flags & MASK_GPOPT)
329 /* print program statistics */
330 #define TARGET_STATS (target_flags & MASK_STATS)
332 /* call memcpy instead of inline code */
333 #define TARGET_MEMCPY (target_flags & MASK_MEMCPY)
335 /* .abicalls, etc from Pyramid V.4 */
336 #define TARGET_ABICALLS (target_flags & MASK_ABICALLS)
338 /* OSF pic references to externs */
339 #define TARGET_HALF_PIC (target_flags & MASK_HALF_PIC)
341 /* software floating point */
342 #define TARGET_SOFT_FLOAT (target_flags & MASK_SOFT_FLOAT)
343 #define TARGET_HARD_FLOAT (! TARGET_SOFT_FLOAT)
345 /* always call through a register */
346 #define TARGET_LONG_CALLS (target_flags & MASK_LONG_CALLS)
348 /* generate embedded PIC code;
350 #define TARGET_EMBEDDED_PIC (target_flags & MASK_EMBEDDED_PIC)
352 /* for embedded systems, optimize for
353 reduced RAM space instead of for
355 #define TARGET_EMBEDDED_DATA (target_flags & MASK_EMBEDDED_DATA)
357 /* generate big endian code. */
358 #define TARGET_BIG_ENDIAN (target_flags & MASK_BIG_ENDIAN)
360 #define TARGET_SINGLE_FLOAT (target_flags & MASK_SINGLE_FLOAT)
361 #define TARGET_DOUBLE_FLOAT (! TARGET_SINGLE_FLOAT)
363 #define TARGET_MAD (target_flags & MASK_MAD)
365 #define TARGET_4300_MUL_FIX (target_flags & MASK_4300_MUL_FIX)
367 /* This is true if we must enable the assembly language file switching
370 #define TARGET_FILE_SWITCHING (TARGET_GP_OPT && ! TARGET_GAS)
372 /* We must disable the function end stabs when doing the file switching trick,
373 because the Lscope stabs end up in the wrong place, making it impossible
374 to debug the resulting code. */
375 #define NO_DBX_FUNCTION_END TARGET_FILE_SWITCHING
377 /* Macro to define tables used to set the flags.
378 This is a list in braces of pairs in braces,
379 each pair being { "NAME", VALUE }
380 where VALUE is the bits to set or minus the bits to clear.
381 An empty string NAME is used to identify the default VALUE. */
383 #define TARGET_SWITCHES \
385 {"int64", MASK_INT64 | MASK_LONG64}, \
386 {"long64", MASK_LONG64}, \
387 {"split-addresses", MASK_SPLIT_ADDR}, \
388 {"no-split-addresses", -MASK_SPLIT_ADDR}, \
389 {"mips-as", -MASK_GAS}, \
391 {"rnames", MASK_NAME_REGS}, \
392 {"no-rnames", -MASK_NAME_REGS}, \
393 {"gpOPT", MASK_GPOPT}, \
394 {"gpopt", MASK_GPOPT}, \
395 {"no-gpOPT", -MASK_GPOPT}, \
396 {"no-gpopt", -MASK_GPOPT}, \
397 {"stats", MASK_STATS}, \
398 {"no-stats", -MASK_STATS}, \
399 {"memcpy", MASK_MEMCPY}, \
400 {"no-memcpy", -MASK_MEMCPY}, \
401 {"mips-tfile", MASK_MIPS_TFILE}, \
402 {"no-mips-tfile", -MASK_MIPS_TFILE}, \
403 {"soft-float", MASK_SOFT_FLOAT}, \
404 {"hard-float", -MASK_SOFT_FLOAT}, \
405 {"fp64", MASK_FLOAT64}, \
406 {"fp32", -MASK_FLOAT64}, \
407 {"gp64", MASK_64BIT}, \
408 {"gp32", -MASK_64BIT}, \
409 {"abicalls", MASK_ABICALLS}, \
410 {"no-abicalls", -MASK_ABICALLS}, \
411 {"half-pic", MASK_HALF_PIC}, \
412 {"no-half-pic", -MASK_HALF_PIC}, \
413 {"long-calls", MASK_LONG_CALLS}, \
414 {"no-long-calls", -MASK_LONG_CALLS}, \
415 {"embedded-pic", MASK_EMBEDDED_PIC}, \
416 {"no-embedded-pic", -MASK_EMBEDDED_PIC}, \
417 {"embedded-data", MASK_EMBEDDED_DATA}, \
418 {"no-embedded-data", -MASK_EMBEDDED_DATA}, \
419 {"eb", MASK_BIG_ENDIAN}, \
420 {"el", -MASK_BIG_ENDIAN}, \
421 {"single-float", MASK_SINGLE_FLOAT}, \
422 {"double-float", -MASK_SINGLE_FLOAT}, \
424 {"no-mad", -MASK_MAD}, \
425 {"fix4300", MASK_4300_MUL_FIX}, \
426 {"no-fix4300", -MASK_4300_MUL_FIX}, \
427 {"4650", MASK_MAD | MASK_SINGLE_FLOAT}, \
428 {"debug", MASK_DEBUG}, \
429 {"debuga", MASK_DEBUG_A}, \
430 {"debugb", MASK_DEBUG_B}, \
431 {"debugc", MASK_DEBUG_C}, \
432 {"debugd", MASK_DEBUG_D}, \
433 {"debuge", MASK_DEBUG_E}, \
434 {"debugf", MASK_DEBUG_F}, \
435 {"debugg", MASK_DEBUG_G}, \
436 {"debugh", MASK_DEBUG_H}, \
437 {"debugi", MASK_DEBUG_I}, \
438 {"debugj", MASK_DEBUG_J}, \
439 {"", (TARGET_DEFAULT \
440 | TARGET_CPU_DEFAULT \
441 | TARGET_ENDIAN_DEFAULT)} \
444 /* Default target_flags if no switches are specified */
446 #ifndef TARGET_DEFAULT
447 #define TARGET_DEFAULT 0
450 #ifndef TARGET_CPU_DEFAULT
451 #define TARGET_CPU_DEFAULT 0
454 #ifndef TARGET_ENDIAN_DEFAULT
456 #define TARGET_ENDIAN_DEFAULT MASK_BIG_ENDIAN
458 #define TARGET_ENDIAN_DEFAULT 0
462 #ifndef MULTILIB_DEFAULTS
463 #if TARGET_ENDIAN_DEFAULT == 0
464 #define MULTILIB_DEFAULTS { "EL", "mips1" }
466 #define MULTILIB_DEFAULTS { "EB", "mips1" }
470 /* We must pass -EL to the linker by default for little endian embedded
471 targets using linker scripts with a OUTPUT_FORMAT line. Otherwise, the
472 linker will default to using big-endian output files. The OUTPUT_FORMAT
473 line must be in the linker script, otherwise -EB/-EL will not work. */
475 #ifndef LINKER_ENDIAN_SPEC
476 #if TARGET_ENDIAN_DEFAULT == 0
477 #define LINKER_ENDIAN_SPEC "%{!EB:%{!meb:-EL}}"
479 #define LINKER_ENDIAN_SPEC ""
483 /* This macro is similar to `TARGET_SWITCHES' but defines names of
484 command options that have values. Its definition is an
485 initializer with a subgrouping for each command option.
487 Each subgrouping contains a string constant, that defines the
488 fixed part of the option name, and the address of a variable.
489 The variable, type `char *', is set to the variable part of the
490 given option if the fixed part matches. The actual option name
491 is made by appending `-m' to the specified name.
493 Here is an example which defines `-mshort-data-NUMBER'. If the
494 given option is `-mshort-data-512', the variable `m88k_short_data'
495 will be set to the string `"512"'.
497 extern char *m88k_short_data;
498 #define TARGET_OPTIONS { { "short-data-", &m88k_short_data } } */
500 #define TARGET_OPTIONS \
502 SUBTARGET_TARGET_OPTIONS \
503 { "cpu=", &mips_cpu_string }, \
504 { "ips", &mips_isa_string } \
507 /* This is meant to be redefined in the host dependent files. */
508 #define SUBTARGET_TARGET_OPTIONS
510 /* Macros to decide whether certain features are available or not,
511 depending on the instruction set architecture level. */
513 #define BRANCH_LIKELY_P() (mips_isa >= 2)
514 #define HAVE_SQRT_P() (mips_isa >= 2)
516 /* CC1_SPEC causes -mips3 and -mips4 to set -mfp64 and -mgp64; -mips1 or
517 -mips2 sets -mfp32 and -mgp32. This can be overridden by an explicit
518 -mfp32, -mfp64, -mgp32 or -mgp64. -mfp64 sets MASK_FLOAT64 in
519 target_flags, and -mgp64 sets MASK_64BIT.
521 Setting MASK_64BIT in target_flags will cause gcc to assume that
522 registers are 64 bits wide. int, long and void * will be 32 bit;
523 this may be changed with -mint64 or -mlong64.
525 The gen* programs link code that refers to MASK_64BIT. They don't
526 actually use the information in target_flags; they just refer to
529 /* Switch Recognition by gcc.c. Add -G xx support */
531 #ifdef SWITCH_TAKES_ARG
532 #undef SWITCH_TAKES_ARG
535 #define SWITCH_TAKES_ARG(CHAR) \
536 (DEFAULT_SWITCH_TAKES_ARG (CHAR) || (CHAR) == 'G')
538 /* Sometimes certain combinations of command options do not make sense
539 on a particular target machine. You can define a macro
540 `OVERRIDE_OPTIONS' to take account of this. This macro, if
541 defined, is executed once just after all the command options have
544 On the MIPS, it is used to handle -G. We also use it to set up all
545 of the tables referenced in the other macros. */
547 #define OVERRIDE_OPTIONS override_options ()
549 /* Zero or more C statements that may conditionally modify two
550 variables `fixed_regs' and `call_used_regs' (both of type `char
551 []') after they have been initialized from the two preceding
554 This is necessary in case the fixed or call-clobbered registers
555 depend on target flags.
557 You need not define this macro if it has no work to do.
559 If the usage of an entire class of registers depends on the target
560 flags, you may indicate this to GCC by using this macro to modify
561 `fixed_regs' and `call_used_regs' to 1 for each of the registers in
562 the classes which should not be used by GCC. Also define the macro
563 `REG_CLASS_FROM_LETTER' to return `NO_REGS' if it is called with a
564 letter for a class that shouldn't be used.
566 (However, if this class is not included in `GENERAL_REGS' and all
567 of the insn patterns whose constraints permit this class are
568 controlled by target switches, then GCC will automatically avoid
569 using these registers when the target switches are opposed to
572 #define CONDITIONAL_REGISTER_USAGE \
575 if (!TARGET_HARD_FLOAT) \
579 for (regno = FP_REG_FIRST; regno <= FP_REG_LAST; regno++) \
580 fixed_regs[regno] = call_used_regs[regno] = 1; \
581 for (regno = ST_REG_FIRST; regno <= ST_REG_LAST; regno++) \
582 fixed_regs[regno] = call_used_regs[regno] = 1; \
584 else if (mips_isa < 4) \
588 /* We only have a single condition code register. We \
589 implement this by hiding all the condition code registers, \
590 and generating RTL that refers directly to ST_REG_FIRST. */ \
591 for (regno = ST_REG_FIRST; regno <= ST_REG_LAST; regno++) \
592 fixed_regs[regno] = call_used_regs[regno] = 1; \
594 SUBTARGET_CONDITIONAL_REGISTER_USAGE \
598 /* This is meant to be redefined in the host dependent files. */
599 #define SUBTARGET_CONDITIONAL_REGISTER_USAGE
601 /* Show we can debug even without a frame pointer. */
602 #define CAN_DEBUG_WITHOUT_FP
604 /* Complain about missing specs and predefines that should be defined in each
605 of the target tm files to override the defaults. This is mostly a place-
606 holder until I can get each of the files updated [mm]. */
608 #if defined(OSF_OS) \
609 || defined(DECSTATION) \
610 || defined(SGI_TARGET) \
611 || defined(MIPS_NEWS) \
612 || defined(MIPS_SYSV) \
613 || defined(MIPS_SVR4) \
614 || defined(MIPS_BSD43)
616 #ifndef CPP_PREDEFINES
617 #error "Define CPP_PREDEFINES in the appropriate tm.h file"
621 #error "Define LIB_SPEC in the appropriate tm.h file"
624 #ifndef STARTFILE_SPEC
625 #error "Define STARTFILE_SPEC in the appropriate tm.h file"
629 #error "Define MACHINE_TYPE in the appropriate tm.h file"
633 /* Tell collect what flags to pass to nm. */
635 #define NM_FLAGS "-Bp"
639 /* Names to predefine in the preprocessor for this target machine. */
641 #ifndef CPP_PREDEFINES
642 #define CPP_PREDEFINES "-Dmips -Dunix -Dhost_mips -DMIPSEB -DR3000 -DSYSTYPE_BSD43 \
643 -D_mips -D_unix -D_host_mips -D_MIPSEB -D_R3000 -D_SYSTYPE_BSD43 \
644 -Asystem(unix) -Asystem(bsd) -Acpu(mips) -Amachine(mips)"
647 /* Assembler specs. */
649 /* MIPS_AS_ASM_SPEC is passed when using the MIPS assembler rather
652 #define MIPS_AS_ASM_SPEC "\
653 %{!.s:-nocpp} %{.s: %{cpp} %{nocpp}} \
654 %{pipe: %e-pipe is not supported.} \
655 %{K} %(subtarget_mips_as_asm_spec)"
657 /* SUBTARGET_MIPS_AS_ASM_SPEC is passed when using the MIPS assembler
658 rather than gas. It may be overridden by subtargets. */
660 #ifndef SUBTARGET_MIPS_AS_ASM_SPEC
661 #define SUBTARGET_MIPS_AS_ASM_SPEC "%{v}"
664 /* GAS_ASM_SPEC is passed when using gas, rather than the MIPS
667 #define GAS_ASM_SPEC "%{mcpu=*} %{m4650} %{mmad:-m4650} %{v}"
669 /* TARGET_ASM_SPEC is used to select either MIPS_AS_ASM_SPEC or
670 GAS_ASM_SPEC as the default, depending upon the value of
673 #if ((TARGET_CPU_DEFAULT | TARGET_DEFAULT) & MASK_GAS) != 0
676 #define TARGET_ASM_SPEC "\
677 %{mmips-as: %(mips_as_asm_spec)} \
678 %{!mmips-as: %(gas_asm_spec)}"
682 #define TARGET_ASM_SPEC "\
683 %{!mgas: %(mips_as_asm_spec)} \
684 %{mgas: %(gas_asm_spec)}"
688 /* SUBTARGET_ASM_OPTIMIZING_SPEC handles passing optimization options
689 to the assembler. It may be overridden by subtargets. */
690 #ifndef SUBTARGET_ASM_OPTIMIZING_SPEC
691 #define SUBTARGET_ASM_OPTIMIZING_SPEC "\
693 %{!noasmopt:%{O:-O2} %{O1:-O2} %{O2:-O2} %{O3:-O3}}"
696 /* SUBTARGET_ASM_DEBUGGING_SPEC handles passing debugging options to
697 the assembler. It may be overridden by subtargets. */
698 #ifndef SUBTARGET_ASM_DEBUGGING_SPEC
699 #define SUBTARGET_ASM_DEBUGGING_SPEC "\
700 %{g} %{g0} %{g1} %{g2} %{g3} \
701 %{ggdb:-g} %{ggdb0:-g0} %{ggdb1:-g1} %{ggdb2:-g2} %{ggdb3:-g3} \
702 %{gstabs:-g} %{gstabs0:-g0} %{gstabs1:-g1} %{gstabs2:-g2} %{gstabs3:-g3} \
703 %{gstabs+:-g} %{gstabs+0:-g0} %{gstabs+1:-g1} %{gstabs+2:-g2} %{gstabs+3:-g3} \
704 %{gcoff:-g} %{gcoff0:-g0} %{gcoff1:-g1} %{gcoff2:-g2} %{gcoff3:-g3}"
707 /* SUBTARGET_ASM_SPEC is always passed to the assembler. It may be
708 overridden by subtargets. */
710 #ifndef SUBTARGET_ASM_SPEC
711 #define SUBTARGET_ASM_SPEC ""
714 /* ASM_SPEC is the set of arguments to pass to the assembler. */
717 %{G*} %{EB} %{EL} %{mips1} %{mips2} %{mips3} %{mips4} \
718 %(subtarget_asm_optimizing_spec) \
719 %(subtarget_asm_debugging_spec) \
721 %{mabi=32:-32}%{mabi=o32:-32}%{mabi=n32:-n32}%{mabi=64:-64}%{mabi=n64:-64} \
723 %(subtarget_asm_spec)"
725 /* Specify to run a post-processor, mips-tfile after the assembler
726 has run to stuff the mips debug information into the object file.
727 This is needed because the $#!%^ MIPS assembler provides no way
728 of specifying such information in the assembly file. If we are
729 cross compiling, disable mips-tfile unless the user specifies
732 #ifndef ASM_FINAL_SPEC
733 #if ((TARGET_CPU_DEFAULT | TARGET_DEFAULT) & MASK_GAS) != 0
735 #define ASM_FINAL_SPEC "\
736 %{mmips-as: %{!mno-mips-tfile: \
737 \n mips-tfile %{v*: -v} \
739 %{!K: %{save-temps: -I %b.o~}} \
740 %{c:%W{o*}%{!o*:-o %b.o}}%{!c:-o %U.o} \
741 %{.s:%i} %{!.s:%g.s}}}"
745 #define ASM_FINAL_SPEC "\
746 %{!mgas: %{!mno-mips-tfile: \
747 \n mips-tfile %{v*: -v} \
749 %{!K: %{save-temps: -I %b.o~}} \
750 %{c:%W{o*}%{!o*:-o %b.o}}%{!c:-o %U.o} \
751 %{.s:%i} %{!.s:%g.s}}}"
754 #endif /* ASM_FINAL_SPEC */
756 /* Redefinition of libraries used. Mips doesn't support normal
757 UNIX style profiling via calling _mcount. It does offer
758 profiling that samples the PC, so do what we can... */
761 #define LIB_SPEC "%{pg:-lprof1} %{p:-lprof1} -lc"
764 /* Extra switches sometimes passed to the linker. */
765 /* ??? The bestGnum will never be passed to the linker, because the gcc driver
766 will interpret it as a -b option. */
770 %{G*} %{EB} %{EL} %{mips1} %{mips2} %{mips3} %{mips4} \
771 %{bestGnum} %{shared} %{non_shared} \
772 %(linker_endian_spec)"
773 #endif /* LINK_SPEC defined */
775 /* Specs for the compiler proper */
777 /* SUBTARGET_CC1_SPEC is passed to the compiler proper. It may be
778 overridden by subtargets. */
779 #ifndef SUBTARGET_CC1_SPEC
780 #define SUBTARGET_CC1_SPEC ""
783 /* CC1_SPEC is the set of arguments to pass to the compiler proper. */
787 %{gline:%{!g:%{!g0:%{!g1:%{!g2: -g1}}}}} \
788 %{mips1:-mfp32 -mgp32} %{mips2:-mfp32 -mgp32}\
789 %{mips3:%{!msingle-float:%{!m4650:-mfp64}} -mgp64} \
790 %{mips4:%{!msingle-float:%{!m4650:-mfp64}} -mgp64} \
791 %{mfp64:%{msingle-float:%emay not use both -mfp64 and -msingle-float}} \
792 %{mfp64:%{m4650:%emay not use both -mfp64 and -m4650}} \
793 %{m4650:-mcpu=r4650} \
794 %{G*} %{EB:-meb} %{EL:-mel} %{EB:%{EL:%emay not use both -EB and -EL}} \
795 %{pic-none: -mno-half-pic} \
796 %{pic-lib: -mhalf-pic} \
797 %{pic-extern: -mhalf-pic} \
798 %{pic-calls: -mhalf-pic} \
800 %(subtarget_cc1_spec) "
803 /* Preprocessor specs. */
805 /* SUBTARGET_CPP_SIZE_SPEC defines SIZE_TYPE and PTRDIFF_TYPE. It may
806 be overridden by subtargets. */
808 #ifndef SUBTARGET_CPP_SIZE_SPEC
809 #define SUBTARGET_CPP_SIZE_SPEC "\
810 %{mlong64:-D__SIZE_TYPE__=long\\ unsigned\\ int -D__PTRDIFF_TYPE__=long\\ int} \
811 %{!mlong64:-D__SIZE_TYPE__=unsigned\\ int -D__PTRDIFF_TYPE__=int}"
814 /* SUBTARGET_CPP_SPEC is passed to the preprocessor. It may be
815 overridden by subtargets. */
816 #ifndef SUBTARGET_CPP_SPEC
817 #define SUBTARGET_CPP_SPEC ""
820 /* CPP_SPEC is the set of arguments to pass to the preprocessor. */
824 %{.cc: -D__LANGUAGE_C_PLUS_PLUS -D_LANGUAGE_C_PLUS_PLUS} \
825 %{.cxx: -D__LANGUAGE_C_PLUS_PLUS -D_LANGUAGE_C_PLUS_PLUS} \
826 %{.C: -D__LANGUAGE_C_PLUS_PLUS -D_LANGUAGE_C_PLUS_PLUS} \
827 %{.m: -D__LANGUAGE_OBJECTIVE_C -D_LANGUAGE_OBJECTIVE_C -D__LANGUAGE_C -D_LANGUAGE_C} \
828 %{.S: -D__LANGUAGE_ASSEMBLY -D_LANGUAGE_ASSEMBLY %{!ansi:-DLANGUAGE_ASSEMBLY}} \
829 %{.s: -D__LANGUAGE_ASSEMBLY -D_LANGUAGE_ASSEMBLY %{!ansi:-DLANGUAGE_ASSEMBLY}} \
830 %{!.S: %{!.s: %{!.cc: %{!.cxx: %{!.C: %{!.m: -D__LANGUAGE_C -D_LANGUAGE_C %{!ansi:-DLANGUAGE_C}}}}}}} \
831 %(subtarget_cpp_size_spec) \
832 %{mips3:-U__mips -D__mips=3 -D__mips64} \
833 %{mips4:-U__mips -D__mips=4 -D__mips64} \
834 %{mgp32:-U__mips64} %{mgp64:-D__mips64} \
835 %{msingle-float:%{!msoft-float:-D__mips_single_float}} \
836 %{m4650:%{!msoft-float:-D__mips_single_float}} \
837 %{msoft-float:-D__mips_soft_float} \
838 %{mabi=eabi:-D__mips_eabi} \
839 %{EB:-UMIPSEL -U_MIPSEL -U__MIPSEL -U__MIPSEL__ -D_MIPSEB -D__MIPSEB -D__MIPSEB__ %{!ansi:-DMIPSEB}} \
840 %{EL:-UMIPSEB -U_MIPSEB -U__MIPSEB -U__MIPSEB__ -D_MIPSEL -D__MIPSEL -D__MIPSEL__ %{!ansi:-DMIPSEL}} \
841 %(subtarget_cpp_spec) "
844 /* This macro defines names of additional specifications to put in the specs
845 that can be used in various specifications like CC1_SPEC. Its definition
846 is an initializer with a subgrouping for each command option.
848 Each subgrouping contains a string constant, that defines the
849 specification name, and a string constant that used by the GNU CC driver
852 Do not define this macro if it does not need to do anything. */
854 #define EXTRA_SPECS \
855 { "subtarget_cc1_spec", SUBTARGET_CC1_SPEC }, \
856 { "subtarget_cpp_spec", SUBTARGET_CPP_SPEC }, \
857 { "subtarget_cpp_size_spec", SUBTARGET_CPP_SIZE_SPEC }, \
858 { "mips_as_asm_spec", MIPS_AS_ASM_SPEC }, \
859 { "gas_asm_spec", GAS_ASM_SPEC }, \
860 { "target_asm_spec", TARGET_ASM_SPEC }, \
861 { "subtarget_mips_as_asm_spec", SUBTARGET_MIPS_AS_ASM_SPEC }, \
862 { "subtarget_asm_optimizing_spec", SUBTARGET_ASM_OPTIMIZING_SPEC }, \
863 { "subtarget_asm_debugging_spec", SUBTARGET_ASM_DEBUGGING_SPEC }, \
864 { "subtarget_asm_spec", SUBTARGET_ASM_SPEC }, \
865 { "linker_endian_spec", LINKER_ENDIAN_SPEC }, \
866 SUBTARGET_EXTRA_SPECS
868 #ifndef SUBTARGET_EXTRA_SPECS
869 #define SUBTARGET_EXTRA_SPECS
872 /* If defined, this macro is an additional prefix to try after
873 `STANDARD_EXEC_PREFIX'. */
875 #ifndef MD_EXEC_PREFIX
876 #define MD_EXEC_PREFIX "/usr/lib/cmplrs/cc/"
879 #ifndef MD_STARTFILE_PREFIX
880 #define MD_STARTFILE_PREFIX "/usr/lib/cmplrs/cc/"
884 /* Print subsidiary information on the compiler version in use. */
886 #define MIPS_VERSION "[AL 1.1, MM 40]"
889 #define MACHINE_TYPE "BSD Mips"
892 #ifndef TARGET_VERSION_INTERNAL
893 #define TARGET_VERSION_INTERNAL(STREAM) \
894 fprintf (STREAM, " %s %s", MIPS_VERSION, MACHINE_TYPE)
897 #ifndef TARGET_VERSION
898 #define TARGET_VERSION TARGET_VERSION_INTERNAL (stderr)
902 #define SDB_DEBUGGING_INFO /* generate info for mips-tfile */
903 #define DBX_DEBUGGING_INFO /* generate stabs (OSF/rose) */
904 #define MIPS_DEBUGGING_INFO /* MIPS specific debugging info */
906 #ifndef PREFERRED_DEBUGGING_TYPE /* assume SDB_DEBUGGING_INFO */
907 #define PREFERRED_DEBUGGING_TYPE ((!strncmp (str, "ggdb", 4)) ? DBX_DEBUG : SDB_DEBUG)
910 /* By default, turn on GDB extensions. */
911 #define DEFAULT_GDB_EXTENSIONS 1
913 /* If we are passing smuggling stabs through the MIPS ECOFF object
914 format, put a comment in front of the .stab<x> operation so
915 that the MIPS assembler does not choke. The mips-tfile program
916 will correctly put the stab into the object file. */
918 #define ASM_STABS_OP ((TARGET_GAS) ? ".stabs" : " #.stabs")
919 #define ASM_STABN_OP ((TARGET_GAS) ? ".stabn" : " #.stabn")
920 #define ASM_STABD_OP ((TARGET_GAS) ? ".stabd" : " #.stabd")
922 /* Local compiler-generated symbols must have a prefix that the assembler
923 understands. By default, this is $, although some targets (e.g.,
924 NetBSD-ELF) need to override this. */
926 #ifndef LOCAL_LABEL_PREFIX
927 #define LOCAL_LABEL_PREFIX "$"
930 /* By default on the mips, external symbols do not have an underscore
931 prepended, but some targets (e.g., NetBSD) require this. */
933 #ifndef USER_LABEL_PREFIX
934 #define USER_LABEL_PREFIX ""
937 /* Forward references to tags are allowed. */
938 #define SDB_ALLOW_FORWARD_REFERENCES
940 /* Unknown tags are also allowed. */
941 #define SDB_ALLOW_UNKNOWN_REFERENCES
943 /* On Sun 4, this limit is 2048. We use 1500 to be safe,
944 since the length can run past this up to a continuation point. */
945 #define DBX_CONTIN_LENGTH 1500
947 /* How to renumber registers for dbx and gdb. */
948 #define DBX_REGISTER_NUMBER(REGNO) mips_dbx_regno[ (REGNO) ]
950 /* The mapping from gcc register number to DWARF 2 CFA column number.
951 This mapping does not allow for tracking DBX register 0, since column 0
952 is used for the frame address, but since register 0 is fixed this is
953 not really a problem. */
954 #define DWARF_FRAME_REGNUM(REG) \
955 (REG == GP_REG_FIRST + 31 ? DWARF_FRAME_RETURN_COLUMN \
956 : DBX_REGISTER_NUMBER (REG))
958 /* The DWARF 2 CFA column which tracks the return address. */
959 #define DWARF_FRAME_RETURN_COLUMN (FP_REG_LAST + 1)
961 /* Before the prologue, RA lives in r31. */
962 #define INCOMING_RETURN_ADDR_RTX gen_rtx (REG, VOIDmode, GP_REG_FIRST + 31)
964 /* Overrides for the COFF debug format. */
965 #define PUT_SDB_SCL(a) \
967 extern FILE *asm_out_text_file; \
968 fprintf (asm_out_text_file, "\t.scl\t%d;", (a)); \
971 #define PUT_SDB_INT_VAL(a) \
973 extern FILE *asm_out_text_file; \
974 fprintf (asm_out_text_file, "\t.val\t%d;", (a)); \
977 #define PUT_SDB_VAL(a) \
979 extern FILE *asm_out_text_file; \
980 fputs ("\t.val\t", asm_out_text_file); \
981 output_addr_const (asm_out_text_file, (a)); \
982 fputc (';', asm_out_text_file); \
985 #define PUT_SDB_DEF(a) \
987 extern FILE *asm_out_text_file; \
988 fprintf (asm_out_text_file, "\t%s.def\t", \
989 (TARGET_GAS) ? "" : "#"); \
990 ASM_OUTPUT_LABELREF (asm_out_text_file, a); \
991 fputc (';', asm_out_text_file); \
994 #define PUT_SDB_PLAIN_DEF(a) \
996 extern FILE *asm_out_text_file; \
997 fprintf (asm_out_text_file, "\t%s.def\t.%s;", \
998 (TARGET_GAS) ? "" : "#", (a)); \
1001 #define PUT_SDB_ENDEF \
1003 extern FILE *asm_out_text_file; \
1004 fprintf (asm_out_text_file, "\t.endef\n"); \
1007 #define PUT_SDB_TYPE(a) \
1009 extern FILE *asm_out_text_file; \
1010 fprintf (asm_out_text_file, "\t.type\t0x%x;", (a)); \
1013 #define PUT_SDB_SIZE(a) \
1015 extern FILE *asm_out_text_file; \
1016 fprintf (asm_out_text_file, "\t.size\t%d;", (a)); \
1019 #define PUT_SDB_DIM(a) \
1021 extern FILE *asm_out_text_file; \
1022 fprintf (asm_out_text_file, "\t.dim\t%d;", (a)); \
1025 #ifndef PUT_SDB_START_DIM
1026 #define PUT_SDB_START_DIM \
1028 extern FILE *asm_out_text_file; \
1029 fprintf (asm_out_text_file, "\t.dim\t"); \
1033 #ifndef PUT_SDB_NEXT_DIM
1034 #define PUT_SDB_NEXT_DIM(a) \
1036 extern FILE *asm_out_text_file; \
1037 fprintf (asm_out_text_file, "%d,", a); \
1041 #ifndef PUT_SDB_LAST_DIM
1042 #define PUT_SDB_LAST_DIM(a) \
1044 extern FILE *asm_out_text_file; \
1045 fprintf (asm_out_text_file, "%d;", a); \
1049 #define PUT_SDB_TAG(a) \
1051 extern FILE *asm_out_text_file; \
1052 fprintf (asm_out_text_file, "\t.tag\t"); \
1053 ASM_OUTPUT_LABELREF (asm_out_text_file, a); \
1054 fputc (';', asm_out_text_file); \
1057 /* For block start and end, we create labels, so that
1058 later we can figure out where the correct offset is.
1059 The normal .ent/.end serve well enough for functions,
1060 so those are just commented out. */
1062 #define PUT_SDB_BLOCK_START(LINE) \
1064 extern FILE *asm_out_text_file; \
1065 fprintf (asm_out_text_file, \
1066 "%sLb%d:\n\t%s.begin\t%sLb%d\t%d\n", \
1067 LOCAL_LABEL_PREFIX, \
1069 (TARGET_GAS) ? "" : "#", \
1070 LOCAL_LABEL_PREFIX, \
1073 sdb_label_count++; \
1076 #define PUT_SDB_BLOCK_END(LINE) \
1078 extern FILE *asm_out_text_file; \
1079 fprintf (asm_out_text_file, \
1080 "%sLe%d:\n\t%s.bend\t%sLe%d\t%d\n", \
1081 LOCAL_LABEL_PREFIX, \
1083 (TARGET_GAS) ? "" : "#", \
1084 LOCAL_LABEL_PREFIX, \
1087 sdb_label_count++; \
1090 #define PUT_SDB_FUNCTION_START(LINE)
1092 #define PUT_SDB_FUNCTION_END(LINE) \
1094 extern FILE *asm_out_text_file; \
1095 ASM_OUTPUT_SOURCE_LINE (asm_out_text_file, LINE + sdb_begin_function_line); \
1098 #define PUT_SDB_EPILOGUE_END(NAME)
1100 #define PUT_SDB_SRC_FILE(FILENAME) \
1102 extern FILE *asm_out_text_file; \
1103 output_file_directive (asm_out_text_file, (FILENAME)); \
1106 #define SDB_GENERATE_FAKE(BUFFER, NUMBER) \
1107 sprintf ((BUFFER), ".%dfake", (NUMBER));
1109 /* Correct the offset of automatic variables and arguments. Note that
1110 the MIPS debug format wants all automatic variables and arguments
1111 to be in terms of the virtual frame pointer (stack pointer before
1112 any adjustment in the function), while the MIPS 3.0 linker wants
1113 the frame pointer to be the stack pointer after the initial
1116 #define DEBUGGER_AUTO_OFFSET(X) mips_debugger_offset (X, 0)
1117 #define DEBUGGER_ARG_OFFSET(OFFSET, X) mips_debugger_offset (X, OFFSET)
1120 /* Tell collect that the object format is ECOFF */
1121 #ifndef OBJECT_FORMAT_ROSE
1122 #define OBJECT_FORMAT_COFF /* Object file looks like COFF */
1123 #define EXTENDED_COFF /* ECOFF, not normal coff */
1126 #if 0 /* These definitions normally have no effect because
1127 MIPS systems define USE_COLLECT2, so
1128 assemble_constructor does nothing anyway. */
1130 /* Don't use the default definitions, because we don't have gld.
1131 Also, we don't want stabs when generating ECOFF output.
1132 Instead we depend on collect to handle these. */
1134 #define ASM_OUTPUT_CONSTRUCTOR(file, name)
1135 #define ASM_OUTPUT_DESTRUCTOR(file, name)
1139 /* Target machine storage layout */
1141 /* Define in order to support both big and little endian float formats
1142 in the same gcc binary. */
1143 #define REAL_ARITHMETIC
1145 /* Define this if most significant bit is lowest numbered
1146 in instructions that operate on numbered bit-fields.
1148 #define BITS_BIG_ENDIAN 0
1150 /* Define this if most significant byte of a word is the lowest numbered. */
1151 #define BYTES_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0)
1153 /* Define this if most significant word of a multiword number is the lowest. */
1154 #define WORDS_BIG_ENDIAN (TARGET_BIG_ENDIAN != 0)
1156 /* Define this to set the endianness to use in libgcc2.c, which can
1157 not depend on target_flags. */
1158 #if !defined(MIPSEL) && !defined(__MIPSEL__)
1159 #define LIBGCC2_WORDS_BIG_ENDIAN 1
1161 #define LIBGCC2_WORDS_BIG_ENDIAN 0
1164 /* Number of bits in an addressable storage unit */
1165 #define BITS_PER_UNIT 8
1167 /* Width in bits of a "word", which is the contents of a machine register.
1168 Note that this is not necessarily the width of data type `int';
1169 if using 16-bit ints on a 68000, this would still be 32.
1170 But on a machine with 16-bit registers, this would be 16. */
1171 #define BITS_PER_WORD (TARGET_64BIT ? 64 : 32)
1172 #define MAX_BITS_PER_WORD 64
1174 /* Width of a word, in units (bytes). */
1175 #define UNITS_PER_WORD (TARGET_64BIT ? 8 : 4)
1176 #define MIN_UNITS_PER_WORD 4
1178 /* For MIPS, width of a floating point register. */
1179 #define UNITS_PER_FPREG (TARGET_FLOAT64 ? 8 : 4)
1181 /* A C expression for the size in bits of the type `int' on the
1182 target machine. If you don't define this, the default is one
1184 #define INT_TYPE_SIZE (TARGET_INT64 ? 64 : 32)
1185 #define MAX_INT_TYPE_SIZE 64
1187 /* Tell the preprocessor the maximum size of wchar_t. */
1188 #ifndef MAX_WCHAR_TYPE_SIZE
1189 #ifndef WCHAR_TYPE_SIZE
1190 #define MAX_WCHAR_TYPE_SIZE MAX_INT_TYPE_SIZE
1194 /* A C expression for the size in bits of the type `short' on the
1195 target machine. If you don't define this, the default is half a
1196 word. (If this would be less than one storage unit, it is
1197 rounded up to one unit.) */
1198 #define SHORT_TYPE_SIZE 16
1200 /* A C expression for the size in bits of the type `long' on the
1201 target machine. If you don't define this, the default is one
1203 #define LONG_TYPE_SIZE (TARGET_LONG64 ? 64 : 32)
1204 #define MAX_LONG_TYPE_SIZE 64
1206 /* A C expression for the size in bits of the type `long long' on the
1207 target machine. If you don't define this, the default is two
1209 #define LONG_LONG_TYPE_SIZE 64
1211 /* A C expression for the size in bits of the type `char' on the
1212 target machine. If you don't define this, the default is one
1213 quarter of a word. (If this would be less than one storage unit,
1214 it is rounded up to one unit.) */
1215 #define CHAR_TYPE_SIZE BITS_PER_UNIT
1217 /* A C expression for the size in bits of the type `float' on the
1218 target machine. If you don't define this, the default is one
1220 #define FLOAT_TYPE_SIZE 32
1222 /* A C expression for the size in bits of the type `double' on the
1223 target machine. If you don't define this, the default is two
1225 #define DOUBLE_TYPE_SIZE 64
1227 /* A C expression for the size in bits of the type `long double' on
1228 the target machine. If you don't define this, the default is two
1230 #define LONG_DOUBLE_TYPE_SIZE 64
1232 /* Width in bits of a pointer.
1233 See also the macro `Pmode' defined below. */
1234 #define POINTER_SIZE (TARGET_LONG64 ? 64 : 32)
1236 /* Allocation boundary (in *bits*) for storing pointers in memory. */
1237 #define POINTER_BOUNDARY (TARGET_LONG64 ? 64 : 32)
1239 /* Allocation boundary (in *bits*) for storing arguments in argument list. */
1240 #define PARM_BOUNDARY (TARGET_64BIT ? 64 : 32)
1242 /* Allocation boundary (in *bits*) for the code of a function. */
1243 #define FUNCTION_BOUNDARY 32
1245 /* Alignment of field after `int : 0' in a structure. */
1246 #define EMPTY_FIELD_BOUNDARY 32
1248 /* Every structure's size must be a multiple of this. */
1249 /* 8 is observed right on a DECstation and on riscos 4.02. */
1250 #define STRUCTURE_SIZE_BOUNDARY 8
1252 /* There is no point aligning anything to a rounder boundary than this. */
1253 #define BIGGEST_ALIGNMENT 64
1255 /* Biggest alignment any structure field can require in bits. */
1256 #define BIGGEST_FIELD_ALIGNMENT 64
1258 /* Set this nonzero if move instructions will actually fail to work
1259 when given unaligned data. */
1260 #define STRICT_ALIGNMENT 1
1262 /* Define this if you wish to imitate the way many other C compilers
1263 handle alignment of bitfields and the structures that contain
1266 The behavior is that the type written for a bitfield (`int',
1267 `short', or other integer type) imposes an alignment for the
1268 entire structure, as if the structure really did contain an
1269 ordinary field of that type. In addition, the bitfield is placed
1270 within the structure so that it would fit within such a field,
1271 not crossing a boundary for it.
1273 Thus, on most machines, a bitfield whose type is written as `int'
1274 would not cross a four-byte boundary, and would force four-byte
1275 alignment for the whole structure. (The alignment used may not
1276 be four bytes; it is controlled by the other alignment
1279 If the macro is defined, its definition should be a C expression;
1280 a nonzero value for the expression enables this behavior. */
1282 #define PCC_BITFIELD_TYPE_MATTERS 1
1284 /* If defined, a C expression to compute the alignment given to a
1285 constant that is being placed in memory. CONSTANT is the constant
1286 and ALIGN is the alignment that the object would ordinarily have.
1287 The value of this macro is used instead of that alignment to align
1290 If this macro is not defined, then ALIGN is used.
1292 The typical use of this macro is to increase alignment for string
1293 constants to be word aligned so that `strcpy' calls that copy
1294 constants can be done inline. */
1296 #define CONSTANT_ALIGNMENT(EXP, ALIGN) \
1297 ((TREE_CODE (EXP) == STRING_CST || TREE_CODE (EXP) == CONSTRUCTOR) \
1298 && (ALIGN) < BITS_PER_WORD \
1302 /* If defined, a C expression to compute the alignment for a static
1303 variable. TYPE is the data type, and ALIGN is the alignment that
1304 the object would ordinarily have. The value of this macro is used
1305 instead of that alignment to align the object.
1307 If this macro is not defined, then ALIGN is used.
1309 One use of this macro is to increase alignment of medium-size
1310 data to make it all fit in fewer cache lines. Another is to
1311 cause character arrays to be word-aligned so that `strcpy' calls
1312 that copy constants to character arrays can be done inline. */
1314 #undef DATA_ALIGNMENT
1315 #define DATA_ALIGNMENT(TYPE, ALIGN) \
1316 ((((ALIGN) < BITS_PER_WORD) \
1317 && (TREE_CODE (TYPE) == ARRAY_TYPE \
1318 || TREE_CODE (TYPE) == UNION_TYPE \
1319 || TREE_CODE (TYPE) == RECORD_TYPE)) ? BITS_PER_WORD : (ALIGN))
1321 /* Define this macro if an argument declared as `char' or `short' in a
1322 prototype should actually be passed as an `int'. In addition to
1323 avoiding errors in certain cases of mismatch, it also makes for
1324 better code on certain machines. */
1326 #define PROMOTE_PROTOTYPES
1328 /* Define if operations between registers always perform the operation
1329 on the full register even if a narrower mode is specified. */
1330 #define WORD_REGISTER_OPERATIONS
1332 /* Define if loading in MODE, an integral mode narrower than BITS_PER_WORD
1333 will either zero-extend or sign-extend. The value of this macro should
1334 be the code that says which one of the two operations is implicitly
1335 done, NIL if none. */
1336 #define LOAD_EXTEND_OP(MODE) ZERO_EXTEND
1338 /* Standard register usage. */
1340 /* Number of actual hardware registers.
1341 The hardware registers are assigned numbers for the compiler
1342 from 0 to just below FIRST_PSEUDO_REGISTER.
1343 All registers that the compiler knows about must be given numbers,
1344 even those that are not normally considered general registers.
1346 On the Mips, we have 32 integer registers, 32 floating point
1347 registers, 8 condition code registers, and the special registers
1348 hi, lo, hilo, and rap. The 8 condition code registers are only
1349 used if mips_isa >= 4. The hilo register is only used in 64 bit
1350 mode. It represents a 64 bit value stored as two 32 bit values in
1351 the hi and lo registers; this is the result of the mult
1352 instruction. rap is a pointer to the stack where the return
1353 address reg ($31) was stored. This is needed for C++ exception
1356 #define FIRST_PSEUDO_REGISTER 76
1358 /* 1 for registers that have pervasive standard uses
1359 and are not available for the register allocator.
1361 On the MIPS, see conventions, page D-2 */
1363 #define FIXED_REGISTERS \
1365 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1366 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, \
1367 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1368 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1369 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 \
1373 /* 1 for registers not available across function calls.
1374 These must include the FIXED_REGISTERS and also any
1375 registers that can be used without being saved.
1376 The latter must include the registers where values are returned
1377 and the register where structure-value addresses are passed.
1378 Aside from that, you can include as many other registers as you like. */
1380 #define CALL_USED_REGISTERS \
1382 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1383 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 1, \
1384 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, \
1385 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
1386 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 \
1390 /* Internal macros to classify a register number as to whether it's a
1391 general purpose register, a floating point register, a
1392 multiply/divide register, or a status register. */
1394 #define GP_REG_FIRST 0
1395 #define GP_REG_LAST 31
1396 #define GP_REG_NUM (GP_REG_LAST - GP_REG_FIRST + 1)
1397 #define GP_DBX_FIRST 0
1399 #define FP_REG_FIRST 32
1400 #define FP_REG_LAST 63
1401 #define FP_REG_NUM (FP_REG_LAST - FP_REG_FIRST + 1)
1402 #define FP_DBX_FIRST ((write_symbols == DBX_DEBUG) ? 38 : 32)
1404 #define MD_REG_FIRST 64
1405 #define MD_REG_LAST 66
1406 #define MD_REG_NUM (MD_REG_LAST - MD_REG_FIRST + 1)
1408 #define ST_REG_FIRST 67
1409 #define ST_REG_LAST 74
1410 #define ST_REG_NUM (ST_REG_LAST - ST_REG_FIRST + 1)
1412 #define RAP_REG_NUM 75
1414 #define AT_REGNUM (GP_REG_FIRST + 1)
1415 #define HI_REGNUM (MD_REG_FIRST + 0)
1416 #define LO_REGNUM (MD_REG_FIRST + 1)
1417 #define HILO_REGNUM (MD_REG_FIRST + 2)
1419 /* FPSW_REGNUM is the single condition code used if mips_isa < 4. If
1420 mips_isa >= 4, it should not be used, and an arbitrary ST_REG
1421 should be used instead. */
1422 #define FPSW_REGNUM ST_REG_FIRST
1424 #define GP_REG_P(REGNO) ((unsigned) ((REGNO) - GP_REG_FIRST) < GP_REG_NUM)
1425 #define FP_REG_P(REGNO) ((unsigned) ((REGNO) - FP_REG_FIRST) < FP_REG_NUM)
1426 #define MD_REG_P(REGNO) ((unsigned) ((REGNO) - MD_REG_FIRST) < MD_REG_NUM)
1427 #define ST_REG_P(REGNO) ((unsigned) ((REGNO) - ST_REG_FIRST) < ST_REG_NUM)
1429 /* Return number of consecutive hard regs needed starting at reg REGNO
1430 to hold something of mode MODE.
1431 This is ordinarily the length in words of a value of mode MODE
1432 but can be less for certain modes in special long registers.
1434 On the MIPS, all general registers are one word long. Except on
1435 the R4000 with the FR bit set, the floating point uses register
1436 pairs, with the second register not being allocatable. */
1438 #define HARD_REGNO_NREGS(REGNO, MODE) \
1439 (! FP_REG_P (REGNO) \
1440 ? ((GET_MODE_SIZE (MODE) + UNITS_PER_WORD - 1) / UNITS_PER_WORD) \
1441 : ((GET_MODE_SIZE (MODE) + UNITS_PER_FPREG - 1) / UNITS_PER_FPREG))
1443 /* Value is 1 if hard register REGNO can hold a value of machine-mode
1444 MODE. In 32 bit mode, require that DImode and DFmode be in even
1445 registers. For DImode, this makes some of the insns easier to
1446 write, since you don't have to worry about a DImode value in
1447 registers 3 & 4, producing a result in 4 & 5.
1449 To make the code simpler HARD_REGNO_MODE_OK now just references an
1450 array built in override_options. Because machmodes.h is not yet
1451 included before this file is processed, the MODE bound can't be
1454 extern char mips_hard_regno_mode_ok[][FIRST_PSEUDO_REGISTER];
1456 #define HARD_REGNO_MODE_OK(REGNO, MODE) \
1457 mips_hard_regno_mode_ok[ (int)(MODE) ][ (REGNO) ]
1459 /* Value is 1 if it is a good idea to tie two pseudo registers
1460 when one has mode MODE1 and one has mode MODE2.
1461 If HARD_REGNO_MODE_OK could produce different values for MODE1 and MODE2,
1462 for any hard reg, then this must be 0 for correct output. */
1463 #define MODES_TIEABLE_P(MODE1, MODE2) \
1464 ((GET_MODE_CLASS (MODE1) == MODE_FLOAT || \
1465 GET_MODE_CLASS (MODE1) == MODE_COMPLEX_FLOAT) \
1466 == (GET_MODE_CLASS (MODE2) == MODE_FLOAT || \
1467 GET_MODE_CLASS (MODE2) == MODE_COMPLEX_FLOAT))
1469 /* MIPS pc is not overloaded on a register. */
1470 /* #define PC_REGNUM xx */
1472 /* Register to use for pushing function arguments. */
1473 #define STACK_POINTER_REGNUM (GP_REG_FIRST + 29)
1475 /* Offset from the stack pointer to the first available location. Use
1476 the default value zero. */
1477 /* #define STACK_POINTER_OFFSET 0 */
1479 /* Base register for access to local variables of the function. */
1480 #define FRAME_POINTER_REGNUM (GP_REG_FIRST + 30)
1482 /* Value should be nonzero if functions must have frame pointers.
1483 Zero means the frame pointer need not be set up (and parms
1484 may be accessed via the stack pointer) in functions that seem suitable.
1485 This is computed in `reload', in reload1.c. */
1486 #define FRAME_POINTER_REQUIRED (current_function_calls_alloca)
1488 /* Base register for access to arguments of the function. */
1489 #define ARG_POINTER_REGNUM GP_REG_FIRST
1491 /* Fake register that holds the address on the stack of the
1492 current function's return address. */
1493 #define RETURN_ADDRESS_POINTER_REGNUM RAP_REG_NUM
1495 /* Register in which static-chain is passed to a function. */
1496 #define STATIC_CHAIN_REGNUM (GP_REG_FIRST + 2)
1498 /* If the structure value address is passed in a register, then
1499 `STRUCT_VALUE_REGNUM' should be the number of that register. */
1500 /* #define STRUCT_VALUE_REGNUM (GP_REG_FIRST + 4) */
1502 /* If the structure value address is not passed in a register, define
1503 `STRUCT_VALUE' as an expression returning an RTX for the place
1504 where the address is passed. If it returns 0, the address is
1505 passed as an "invisible" first argument. */
1506 #define STRUCT_VALUE 0
1508 /* Mips registers used in prologue/epilogue code when the stack frame
1509 is larger than 32K bytes. These registers must come from the
1510 scratch register set, and not used for passing and returning
1511 arguments and any other information used in the calling sequence
1512 (such as pic). Must start at 12, since t0/t3 are parameter passing
1513 registers in the 64 bit ABI. */
1515 #define MIPS_TEMP1_REGNUM (GP_REG_FIRST + 12)
1516 #define MIPS_TEMP2_REGNUM (GP_REG_FIRST + 13)
1518 /* Define this macro if it is as good or better to call a constant
1519 function address than to call an address kept in a register. */
1520 #define NO_FUNCTION_CSE 1
1522 /* Define this macro if it is as good or better for a function to
1523 call itself with an explicit address than to call an address
1524 kept in a register. */
1525 #define NO_RECURSIVE_FUNCTION_CSE 1
1527 /* The register number of the register used to address a table of
1528 static data addresses in memory. In some cases this register is
1529 defined by a processor's "application binary interface" (ABI).
1530 When this macro is defined, RTL is generated for this register
1531 once, as with the stack pointer and frame pointer registers. If
1532 this macro is not defined, it is up to the machine-dependent
1533 files to allocate such a register (if necessary). */
1534 #define PIC_OFFSET_TABLE_REGNUM (GP_REG_FIRST + 28)
1536 #define PIC_FUNCTION_ADDR_REGNUM (GP_REG_FIRST + 25)
1538 /* Initialize embedded_pic_fnaddr_rtx before RTL generation for
1539 each function. We used to do this in FINALIZE_PIC, but FINALIZE_PIC
1540 isn't always called for static inline functions. */
1541 #define INIT_EXPANDERS embedded_pic_fnaddr_rtx = NULL;
1543 /* Define the classes of registers for register constraints in the
1544 machine description. Also define ranges of constants.
1546 One of the classes must always be named ALL_REGS and include all hard regs.
1547 If there is more than one class, another class must be named NO_REGS
1548 and contain no registers.
1550 The name GENERAL_REGS must be the name of a class (or an alias for
1551 another name such as ALL_REGS). This is the class of registers
1552 that is allowed by "g" or "r" in a register constraint.
1553 Also, registers outside this class are allocated only when
1554 instructions express preferences for them.
1556 The classes must be numbered in nondecreasing order; that is,
1557 a larger-numbered class must never be contained completely
1558 in a smaller-numbered class.
1560 For any two classes, it is very desirable that there be another
1561 class that represents their union. */
1565 NO_REGS, /* no registers in set */
1566 GR_REGS, /* integer registers */
1567 FP_REGS, /* floating point registers */
1568 HI_REG, /* hi register */
1569 LO_REG, /* lo register */
1570 HILO_REG, /* hilo register pair for 64 bit mode mult */
1571 MD_REGS, /* multiply/divide registers (hi/lo) */
1572 ST_REGS, /* status registers (fp status) */
1573 ALL_REGS, /* all registers */
1574 LIM_REG_CLASSES /* max value + 1 */
1577 #define N_REG_CLASSES (int) LIM_REG_CLASSES
1579 #define GENERAL_REGS GR_REGS
1581 /* An initializer containing the names of the register classes as C
1582 string constants. These names are used in writing some of the
1585 #define REG_CLASS_NAMES \
1598 /* An initializer containing the contents of the register classes,
1599 as integers which are bit masks. The Nth integer specifies the
1600 contents of class N. The way the integer MASK is interpreted is
1601 that register R is in the class if `MASK & (1 << R)' is 1.
1603 When the machine has more than 32 registers, an integer does not
1604 suffice. Then the integers are replaced by sub-initializers,
1605 braced groupings containing several integers. Each
1606 sub-initializer must be suitable as an initializer for the type
1607 `HARD_REG_SET' which is defined in `hard-reg-set.h'. */
1609 #define REG_CLASS_CONTENTS \
1611 { 0x00000000, 0x00000000, 0x00000000 }, /* no registers */ \
1612 { 0xffffffff, 0x00000000, 0x00000000 }, /* integer registers */ \
1613 { 0x00000000, 0xffffffff, 0x00000000 }, /* floating registers*/ \
1614 { 0x00000000, 0x00000000, 0x00000001 }, /* hi register */ \
1615 { 0x00000000, 0x00000000, 0x00000002 }, /* lo register */ \
1616 { 0x00000000, 0x00000000, 0x00000004 }, /* hilo register */ \
1617 { 0x00000000, 0x00000000, 0x00000003 }, /* mul/div registers */ \
1618 { 0x00000000, 0x00000000, 0x000007f8 }, /* status registers */ \
1619 { 0xffffffff, 0xffffffff, 0x000007ff } /* all registers */ \
1623 /* A C expression whose value is a register class containing hard
1624 register REGNO. In general there is more that one such class;
1625 choose a class which is "minimal", meaning that no smaller class
1626 also contains the register. */
1628 extern enum reg_class mips_regno_to_class[];
1630 #define REGNO_REG_CLASS(REGNO) mips_regno_to_class[ (REGNO) ]
1632 /* A macro whose definition is the name of the class to which a
1633 valid base register must belong. A base register is one used in
1634 an address which is the register value plus a displacement. */
1636 #define BASE_REG_CLASS GR_REGS
1638 /* A macro whose definition is the name of the class to which a
1639 valid index register must belong. An index register is one used
1640 in an address where its value is either multiplied by a scale
1641 factor or added to another register (as well as added to a
1644 #define INDEX_REG_CLASS NO_REGS
1647 /* REGISTER AND CONSTANT CLASSES */
1649 /* Get reg_class from a letter such as appears in the machine
1652 DEFINED REGISTER CLASSES:
1654 'd' General (aka integer) registers
1655 'f' Floating point registers
1658 'x' Multiply/divide registers
1660 'z' FP Status register
1661 'b' All registers */
1663 extern enum reg_class mips_char_to_class[];
1665 #define REG_CLASS_FROM_LETTER(C) mips_char_to_class[ (C) ]
1667 /* The letters I, J, K, L, M, N, O, and P in a register constraint
1668 string can be used to stand for particular ranges of immediate
1669 operands. This macro defines what the ranges are. C is the
1670 letter, and VALUE is a constant value. Return 1 if VALUE is
1671 in the range specified by C. */
1675 `I' is used for the range of constants an arithmetic insn can
1676 actually contain (16 bits signed integers).
1678 `J' is used for the range which is just zero (ie, $r0).
1680 `K' is used for the range of constants a logical insn can actually
1681 contain (16 bit zero-extended integers).
1683 `L' is used for the range of constants that be loaded with lui
1684 (ie, the bottom 16 bits are zero).
1686 `M' is used for the range of constants that take two words to load
1687 (ie, not matched by `I', `K', and `L').
1689 `N' is used for negative 16 bit constants.
1691 `O' is an exact power of 2 (not yet used in the md file).
1693 `P' is used for positive 16 bit constants. */
1695 #define SMALL_INT(X) ((unsigned HOST_WIDE_INT) (INTVAL (X) + 0x8000) < 0x10000)
1696 #define SMALL_INT_UNSIGNED(X) ((unsigned HOST_WIDE_INT) (INTVAL (X)) < 0x10000)
1698 #define CONST_OK_FOR_LETTER_P(VALUE, C) \
1699 ((C) == 'I' ? ((unsigned HOST_WIDE_INT) ((VALUE) + 0x8000) < 0x10000) \
1700 : (C) == 'J' ? ((VALUE) == 0) \
1701 : (C) == 'K' ? ((unsigned HOST_WIDE_INT) (VALUE) < 0x10000) \
1702 : (C) == 'L' ? (((VALUE) & 0x0000ffff) == 0 \
1703 && (((VALUE) & ~2147483647) == 0 \
1704 || ((VALUE) & ~2147483647) == ~2147483647)) \
1705 : (C) == 'M' ? ((((VALUE) & ~0x0000ffff) != 0) \
1706 && (((VALUE) & ~0x0000ffff) != ~0x0000ffff) \
1707 && (((VALUE) & 0x0000ffff) != 0 \
1708 || (((VALUE) & ~2147483647) != 0 \
1709 && ((VALUE) & ~2147483647) != ~2147483647))) \
1710 : (C) == 'N' ? (((VALUE) & ~0x0000ffff) == ~0x0000ffff) \
1711 : (C) == 'O' ? (exact_log2 (VALUE) >= 0) \
1712 : (C) == 'P' ? ((VALUE) != 0 && (((VALUE) & ~0x0000ffff) == 0)) \
1715 /* Similar, but for floating constants, and defining letters G and H.
1716 Here VALUE is the CONST_DOUBLE rtx itself. */
1720 'G' : Floating point 0 */
1722 #define CONST_DOUBLE_OK_FOR_LETTER_P(VALUE, C) \
1724 && (VALUE) == CONST0_RTX (GET_MODE (VALUE)))
1726 /* Letters in the range `Q' through `U' may be defined in a
1727 machine-dependent fashion to stand for arbitrary operand types.
1728 The machine description macro `EXTRA_CONSTRAINT' is passed the
1729 operand as its first argument and the constraint letter as its
1732 `Q' is for memory references which take more than 1 instruction.
1733 `R' is for memory references which take 1 word for the instruction.
1734 `S' is for references to extern items which are PIC for OSF/rose. */
1736 #define EXTRA_CONSTRAINT(OP,CODE) \
1737 ((GET_CODE (OP) != MEM) ? FALSE \
1738 : ((CODE) == 'Q') ? !simple_memory_operand (OP, GET_MODE (OP)) \
1739 : ((CODE) == 'R') ? simple_memory_operand (OP, GET_MODE (OP)) \
1740 : ((CODE) == 'S') ? (HALF_PIC_P () && CONSTANT_P (OP) \
1741 && HALF_PIC_ADDRESS_P (OP)) \
1744 /* Given an rtx X being reloaded into a reg required to be
1745 in class CLASS, return the class of reg to actually use.
1746 In general this is just CLASS; but on some machines
1747 in some cases it is preferable to use a more restrictive class. */
1749 #define PREFERRED_RELOAD_CLASS(X,CLASS) \
1750 ((CLASS) != ALL_REGS \
1752 : ((GET_MODE_CLASS (GET_MODE (X)) == MODE_FLOAT \
1753 || GET_MODE_CLASS (GET_MODE (X)) == MODE_COMPLEX_FLOAT) \
1754 ? (TARGET_SOFT_FLOAT ? GR_REGS : FP_REGS) \
1755 : ((GET_MODE_CLASS (GET_MODE (X)) == MODE_INT \
1756 || GET_MODE (X) == VOIDmode) \
1760 /* Certain machines have the property that some registers cannot be
1761 copied to some other registers without using memory. Define this
1762 macro on those machines to be a C expression that is non-zero if
1763 objects of mode MODE in registers of CLASS1 can only be copied to
1764 registers of class CLASS2 by storing a register of CLASS1 into
1765 memory and loading that memory location into a register of CLASS2.
1767 Do not define this macro if its value would always be zero. */
1769 #define SECONDARY_MEMORY_NEEDED(CLASS1, CLASS2, MODE) \
1770 ((!TARGET_DEBUG_H_MODE \
1771 && GET_MODE_CLASS (MODE) == MODE_INT \
1772 && ((CLASS1 == FP_REGS && CLASS2 == GR_REGS) \
1773 || (CLASS1 == GR_REGS && CLASS2 == FP_REGS))) \
1774 || (TARGET_FLOAT64 && !TARGET_64BIT && (MODE) == DFmode \
1775 && ((CLASS1 == GR_REGS && CLASS2 == FP_REGS) \
1776 || (CLASS2 == GR_REGS && CLASS1 == FP_REGS))))
1778 /* The HI and LO registers can only be reloaded via the general
1779 registers. Condition code registers can only be loaded to the
1780 general registers, and from the floating point registers. */
1782 #define SECONDARY_INPUT_RELOAD_CLASS(CLASS, MODE, X) \
1783 mips_secondary_reload_class (CLASS, MODE, X, 1)
1784 #define SECONDARY_OUTPUT_RELOAD_CLASS(CLASS, MODE, X) \
1785 mips_secondary_reload_class (CLASS, MODE, X, 0)
1787 /* Not declared above, with the other functions, because enum
1788 reg_class is not declared yet. */
1789 extern enum reg_class mips_secondary_reload_class ();
1791 /* Return the maximum number of consecutive registers
1792 needed to represent mode MODE in a register of class CLASS. */
1794 #define CLASS_UNITS(mode, size) \
1795 ((GET_MODE_SIZE (mode) + (size) - 1) / (size))
1797 #define CLASS_MAX_NREGS(CLASS, MODE) \
1798 ((CLASS) == FP_REGS \
1800 ? CLASS_UNITS (MODE, 8) \
1801 : 2 * CLASS_UNITS (MODE, 8)) \
1802 : CLASS_UNITS (MODE, UNITS_PER_WORD))
1804 /* If defined, this is a C expression whose value should be
1805 nonzero if the insn INSN has the effect of mysteriously
1806 clobbering the contents of hard register number REGNO. By
1807 "mysterious" we mean that the insn's RTL expression doesn't
1808 describe such an effect.
1810 If this macro is not defined, it means that no insn clobbers
1811 registers mysteriously. This is the usual situation; all else
1812 being equal, it is best for the RTL expression to show all the
1815 /* #define INSN_CLOBBERS_REGNO_P(INSN, REGNO) */
1818 /* Stack layout; function entry, exit and calling. */
1820 /* Define this if pushing a word on the stack
1821 makes the stack pointer a smaller address. */
1822 #define STACK_GROWS_DOWNWARD
1824 /* Define this if the nominal address of the stack frame
1825 is at the high-address end of the local variables;
1826 that is, each additional local variable allocated
1827 goes at a more negative offset in the frame. */
1828 /* #define FRAME_GROWS_DOWNWARD */
1830 /* Offset within stack frame to start allocating local variables at.
1831 If FRAME_GROWS_DOWNWARD, this is the offset to the END of the
1832 first local allocated. Otherwise, it is the offset to the BEGINNING
1833 of the first local allocated. */
1834 #define STARTING_FRAME_OFFSET \
1835 (current_function_outgoing_args_size \
1836 + (TARGET_ABICALLS ? MIPS_STACK_ALIGN (UNITS_PER_WORD) : 0))
1838 /* Offset from the stack pointer register to an item dynamically
1839 allocated on the stack, e.g., by `alloca'.
1841 The default value for this macro is `STACK_POINTER_OFFSET' plus the
1842 length of the outgoing arguments. The default is correct for most
1843 machines. See `function.c' for details.
1845 The MIPS ABI states that functions which dynamically allocate the
1846 stack must not have 0 for STACK_DYNAMIC_OFFSET, since it looks like
1847 we are trying to create a second frame pointer to the function, so
1848 allocate some stack space to make it happy.
1850 However, the linker currently complains about linking any code that
1851 dynamically allocates stack space, and there seems to be a bug in
1852 STACK_DYNAMIC_OFFSET, so don't define this right now. */
1855 #define STACK_DYNAMIC_OFFSET(FUNDECL) \
1856 ((current_function_outgoing_args_size == 0 && current_function_calls_alloca) \
1857 ? 4*UNITS_PER_WORD \
1858 : current_function_outgoing_args_size)
1861 /* The return address for the current frame is in r31 is this is a leaf
1862 function. Otherwise, it is on the stack. It is at a variable offset
1863 from sp/fp/ap, so we define a fake hard register rap which is a
1864 poiner to the return address on the stack. This always gets eliminated
1865 during reload to be either the frame pointer or the stack pointer plus
1868 /* ??? This definition fails for leaf functions. There is currently no
1869 general solution for this problem. */
1871 /* ??? There appears to be no way to get the return address of any previous
1872 frame except by disassembling instructions in the prologue/epilogue.
1873 So currently we support only the current frame. */
1875 #define RETURN_ADDR_RTX(count, frame) \
1877 ? gen_rtx (MEM, Pmode, gen_rtx (REG, Pmode, RETURN_ADDRESS_POINTER_REGNUM))\
1880 /* Structure to be filled in by compute_frame_size with register
1881 save masks, and offsets for the current function. */
1883 struct mips_frame_info
1885 long total_size; /* # bytes that the entire frame takes up */
1886 long var_size; /* # bytes that variables take up */
1887 long args_size; /* # bytes that outgoing arguments take up */
1888 long extra_size; /* # bytes of extra gunk */
1889 int gp_reg_size; /* # bytes needed to store gp regs */
1890 int fp_reg_size; /* # bytes needed to store fp regs */
1891 long mask; /* mask of saved gp registers */
1892 long fmask; /* mask of saved fp registers */
1893 long gp_save_offset; /* offset from vfp to store gp registers */
1894 long fp_save_offset; /* offset from vfp to store fp registers */
1895 long gp_sp_offset; /* offset from new sp to store gp registers */
1896 long fp_sp_offset; /* offset from new sp to store fp registers */
1897 int initialized; /* != 0 if frame size already calculated */
1898 int num_gp; /* number of gp registers saved */
1899 int num_fp; /* number of fp registers saved */
1902 extern struct mips_frame_info current_frame_info;
1904 /* If defined, this macro specifies a table of register pairs used to
1905 eliminate unneeded registers that point into the stack frame. If
1906 it is not defined, the only elimination attempted by the compiler
1907 is to replace references to the frame pointer with references to
1910 The definition of this macro is a list of structure
1911 initializations, each of which specifies an original and
1912 replacement register.
1914 On some machines, the position of the argument pointer is not
1915 known until the compilation is completed. In such a case, a
1916 separate hard register must be used for the argument pointer.
1917 This register can be eliminated by replacing it with either the
1918 frame pointer or the argument pointer, depending on whether or not
1919 the frame pointer has been eliminated.
1921 In this case, you might specify:
1922 #define ELIMINABLE_REGS \
1923 {{ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
1924 {ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM}, \
1925 {FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}}
1927 Note that the elimination of the argument pointer with the stack
1928 pointer is specified first since that is the preferred elimination. */
1930 #define ELIMINABLE_REGS \
1931 {{ ARG_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
1932 { ARG_POINTER_REGNUM, FRAME_POINTER_REGNUM}, \
1933 { RETURN_ADDRESS_POINTER_REGNUM, STACK_POINTER_REGNUM}, \
1934 { RETURN_ADDRESS_POINTER_REGNUM, FRAME_POINTER_REGNUM}, \
1935 { FRAME_POINTER_REGNUM, STACK_POINTER_REGNUM}}
1937 /* A C expression that returns non-zero if the compiler is allowed to
1938 try to replace register number FROM-REG with register number
1939 TO-REG. This macro need only be defined if `ELIMINABLE_REGS' is
1940 defined, and will usually be the constant 1, since most of the
1941 cases preventing register elimination are things that the compiler
1942 already knows about. */
1944 #define CAN_ELIMINATE(FROM, TO) \
1945 (!frame_pointer_needed \
1946 || ((FROM) == ARG_POINTER_REGNUM && (TO) == FRAME_POINTER_REGNUM) \
1947 || ((FROM) == RETURN_ADDRESS_POINTER_REGNUM \
1948 && (TO) == FRAME_POINTER_REGNUM))
1950 /* This macro is similar to `INITIAL_FRAME_POINTER_OFFSET'. It
1951 specifies the initial difference between the specified pair of
1952 registers. This macro must be defined if `ELIMINABLE_REGS' is
1955 #define INITIAL_ELIMINATION_OFFSET(FROM, TO, OFFSET) \
1956 { compute_frame_size (get_frame_size ()); \
1957 if ((FROM) == FRAME_POINTER_REGNUM && (TO) == STACK_POINTER_REGNUM) \
1959 else if ((FROM) == ARG_POINTER_REGNUM \
1960 && ((TO) == FRAME_POINTER_REGNUM \
1961 || (TO) == STACK_POINTER_REGNUM)) \
1962 (OFFSET) = (current_frame_info.total_size \
1963 - ((mips_abi != ABI_32 && mips_abi != ABI_EABI) \
1964 ? current_function_pretend_args_size \
1966 else if ((FROM) == RETURN_ADDRESS_POINTER_REGNUM \
1967 && ((TO) == FRAME_POINTER_REGNUM \
1968 || (TO) == STACK_POINTER_REGNUM)) \
1969 (OFFSET) = current_frame_info.gp_sp_offset; \
1974 /* If we generate an insn to push BYTES bytes,
1975 this says how many the stack pointer really advances by.
1976 On the vax, sp@- in a byte insn really pushes a word. */
1978 /* #define PUSH_ROUNDING(BYTES) 0 */
1980 /* If defined, the maximum amount of space required for outgoing
1981 arguments will be computed and placed into the variable
1982 `current_function_outgoing_args_size'. No space will be pushed
1983 onto the stack for each call; instead, the function prologue
1984 should increase the stack frame size by this amount.
1986 It is not proper to define both `PUSH_ROUNDING' and
1987 `ACCUMULATE_OUTGOING_ARGS'. */
1988 #define ACCUMULATE_OUTGOING_ARGS
1990 /* Offset from the argument pointer register to the first argument's
1991 address. On some machines it may depend on the data type of the
1994 If `ARGS_GROW_DOWNWARD', this is the offset to the location above
1995 the first argument's address.
1997 On the MIPS, we must skip the first argument position if we are
1998 returning a structure or a union, to account for its address being
1999 passed in $4. However, at the current time, this produces a compiler
2000 that can't bootstrap, so comment it out for now. */
2003 #define FIRST_PARM_OFFSET(FNDECL) \
2005 && TREE_TYPE (FNDECL) != 0 \
2006 && TREE_TYPE (TREE_TYPE (FNDECL)) != 0 \
2007 && (TREE_CODE (TREE_TYPE (TREE_TYPE (FNDECL))) == RECORD_TYPE \
2008 || TREE_CODE (TREE_TYPE (TREE_TYPE (FNDECL))) == UNION_TYPE) \
2012 #define FIRST_PARM_OFFSET(FNDECL) 0
2015 /* When a parameter is passed in a register, stack space is still
2016 allocated for it. For the MIPS, stack space must be allocated, cf
2017 Asm Lang Prog Guide page 7-8.
2019 BEWARE that some space is also allocated for non existing arguments
2020 in register. In case an argument list is of form GF used registers
2021 are a0 (a2,a3), but we should push over a1... */
2023 #define REG_PARM_STACK_SPACE(FNDECL) \
2024 ((MAX_ARGS_IN_REGISTERS*UNITS_PER_WORD) - FIRST_PARM_OFFSET (FNDECL))
2026 /* Define this if it is the responsibility of the caller to
2027 allocate the area reserved for arguments passed in registers.
2028 If `ACCUMULATE_OUTGOING_ARGS' is also defined, the only effect
2029 of this macro is to determine whether the space is included in
2030 `current_function_outgoing_args_size'. */
2031 #define OUTGOING_REG_PARM_STACK_SPACE
2033 /* Align stack frames on 64 bits (Double Word ). */
2034 #define STACK_BOUNDARY 64
2036 /* Make sure 4 words are always allocated on the stack. */
2038 #ifndef STACK_ARGS_ADJUST
2039 #define STACK_ARGS_ADJUST(SIZE) \
2041 if (SIZE.constant < 4 * UNITS_PER_WORD) \
2042 SIZE.constant = 4 * UNITS_PER_WORD; \
2047 /* A C expression that should indicate the number of bytes of its
2048 own arguments that a function function pops on returning, or 0
2049 if the function pops no arguments and the caller must therefore
2050 pop them all after the function returns.
2052 FUNDECL is the declaration node of the function (as a tree).
2054 FUNTYPE is a C variable whose value is a tree node that
2055 describes the function in question. Normally it is a node of
2056 type `FUNCTION_TYPE' that describes the data type of the function.
2057 From this it is possible to obtain the data types of the value
2058 and arguments (if known).
2060 When a call to a library function is being considered, FUNTYPE
2061 will contain an identifier node for the library function. Thus,
2062 if you need to distinguish among various library functions, you
2063 can do so by their names. Note that "library function" in this
2064 context means a function used to perform arithmetic, whose name
2065 is known specially in the compiler and was not mentioned in the
2066 C code being compiled.
2068 STACK-SIZE is the number of bytes of arguments passed on the
2069 stack. If a variable number of bytes is passed, it is zero, and
2070 argument popping will always be the responsibility of the
2071 calling function. */
2073 #define RETURN_POPS_ARGS(FUNDECL,FUNTYPE,SIZE) 0
2076 /* Symbolic macros for the registers used to return integer and floating
2079 #define GP_RETURN (GP_REG_FIRST + 2)
2080 #define FP_RETURN ((TARGET_SOFT_FLOAT) ? GP_RETURN : (FP_REG_FIRST + 0))
2082 /* Symbolic macros for the first/last argument registers. */
2084 #define GP_ARG_FIRST (GP_REG_FIRST + 4)
2085 #define GP_ARG_LAST (GP_REG_FIRST + 7)
2086 #define FP_ARG_FIRST (FP_REG_FIRST + 12)
2087 #define FP_ARG_LAST (FP_REG_FIRST + 15)
2089 #define MAX_ARGS_IN_REGISTERS 4
2091 /* Define how to find the value returned by a library function
2092 assuming the value has mode MODE. */
2094 #define LIBCALL_VALUE(MODE) \
2095 gen_rtx (REG, MODE, \
2096 ((GET_MODE_CLASS (MODE) == MODE_FLOAT \
2097 && (! TARGET_SINGLE_FLOAT \
2098 || GET_MODE_SIZE (MODE) <= 4)) \
2102 /* Define how to find the value returned by a function.
2103 VALTYPE is the data type of the value (as a tree).
2104 If the precise function being called is known, FUNC is its FUNCTION_DECL;
2105 otherwise, FUNC is 0. */
2107 #define FUNCTION_VALUE(VALTYPE, FUNC) LIBCALL_VALUE (TYPE_MODE (VALTYPE))
2110 /* 1 if N is a possible register number for a function value.
2111 On the MIPS, R2 R3 and F0 F2 are the only register thus used.
2112 Currently, R2 and F0 are only implemented here (C has no complex type) */
2114 #define FUNCTION_VALUE_REGNO_P(N) ((N) == GP_RETURN || (N) == FP_RETURN)
2116 /* 1 if N is a possible register number for function argument passing.
2117 We have no FP argument registers when soft-float. When FP registers
2118 are 32 bits, we can't directly reference the odd numbered ones. */
2120 #define FUNCTION_ARG_REGNO_P(N) \
2121 (((N) >= GP_ARG_FIRST && (N) <= GP_ARG_LAST) \
2122 || (! TARGET_SOFT_FLOAT \
2123 && ((N) >= FP_ARG_FIRST && (N) <= FP_ARG_LAST) \
2124 && (TARGET_FLOAT64 || (0 == (N) % 2))))
2126 /* A C expression which can inhibit the returning of certain function
2127 values in registers, based on the type of value. A nonzero value says
2128 to return the function value in memory, just as large structures are
2129 always returned. Here TYPE will be a C expression of type
2130 `tree', representing the data type of the value.
2132 Note that values of mode `BLKmode' must be explicitly
2133 handled by this macro. Also, the option `-fpcc-struct-return'
2134 takes effect regardless of this macro. On most systems, it is
2135 possible to leave the macro undefined; this causes a default
2136 definition to be used, whose value is the constant 1 for BLKmode
2137 values, and 0 otherwise.
2139 GCC normally converts 1 byte structures into chars, 2 byte
2140 structs into shorts, and 4 byte structs into ints, and returns
2141 them this way. Defining the following macro overrides this,
2142 to give us MIPS cc compatibility. */
2144 #define RETURN_IN_MEMORY(TYPE) \
2145 (TYPE_MODE (TYPE) == BLKmode)
2147 /* A code distinguishing the floating point format of the target
2148 machine. There are three defined values: IEEE_FLOAT_FORMAT,
2149 VAX_FLOAT_FORMAT, and UNKNOWN_FLOAT_FORMAT. */
2151 #define TARGET_FLOAT_FORMAT IEEE_FLOAT_FORMAT
2154 /* Define a data type for recording info about an argument list
2155 during the scan of that argument list. This data type should
2156 hold all necessary information about the function itself
2157 and about the args processed so far, enough to enable macros
2158 such as FUNCTION_ARG to determine where the next arg should go.
2161 typedef struct mips_args {
2162 int gp_reg_found; /* whether a gp register was found yet */
2163 int arg_number; /* argument number */
2164 int arg_words; /* # total words the arguments take */
2165 int fp_arg_words; /* # words for FP args (MIPS_EABI only) */
2166 int last_arg_fp; /* nonzero if last arg was FP (EABI only) */
2167 int num_adjusts; /* number of adjustments made */
2168 /* Adjustments made to args pass in regs. */
2169 /* ??? The size is doubled to work around a
2170 bug in the code that sets the adjustments
2172 struct rtx_def *adjust[MAX_ARGS_IN_REGISTERS*2];
2175 /* Initialize a variable CUM of type CUMULATIVE_ARGS
2176 for a call to a function whose data type is FNTYPE.
2177 For a library call, FNTYPE is 0.
2181 #define INIT_CUMULATIVE_ARGS(CUM,FNTYPE,LIBNAME,INDIRECT) \
2182 init_cumulative_args (&CUM, FNTYPE, LIBNAME) \
2184 /* Update the data in CUM to advance over an argument
2185 of mode MODE and data type TYPE.
2186 (TYPE is null for libcalls where that information may not be available.) */
2188 #define FUNCTION_ARG_ADVANCE(CUM, MODE, TYPE, NAMED) \
2189 function_arg_advance (&CUM, MODE, TYPE, NAMED)
2191 /* Determine where to put an argument to a function.
2192 Value is zero to push the argument on the stack,
2193 or a hard register in which to store the argument.
2195 MODE is the argument's machine mode.
2196 TYPE is the data type of the argument (as a tree).
2197 This is null for libcalls where that information may
2199 CUM is a variable of type CUMULATIVE_ARGS which gives info about
2200 the preceding args and about the function being called.
2201 NAMED is nonzero if this argument is a named parameter
2202 (otherwise it is an extra parameter matching an ellipsis). */
2204 #define FUNCTION_ARG(CUM, MODE, TYPE, NAMED) \
2205 function_arg( &CUM, MODE, TYPE, NAMED)
2207 /* For an arg passed partly in registers and partly in memory,
2208 this is the number of registers used.
2209 For args passed entirely in registers or entirely in memory, zero. */
2211 #define FUNCTION_ARG_PARTIAL_NREGS(CUM, MODE, TYPE, NAMED) \
2212 function_arg_partial_nregs (&CUM, MODE, TYPE, NAMED)
2214 /* If defined, a C expression that gives the alignment boundary, in
2215 bits, of an argument with the specified mode and type. If it is
2216 not defined, `PARM_BOUNDARY' is used for all arguments. */
2218 #define FUNCTION_ARG_BOUNDARY(MODE, TYPE) \
2220 ? ((TYPE_ALIGN(TYPE) <= PARM_BOUNDARY) \
2222 : TYPE_ALIGN(TYPE)) \
2223 : ((GET_MODE_ALIGNMENT(MODE) <= PARM_BOUNDARY) \
2225 : GET_MODE_ALIGNMENT(MODE)))
2228 /* This macro generates the assembly code for function entry.
2229 FILE is a stdio stream to output the code to.
2230 SIZE is an int: how many units of temporary storage to allocate.
2231 Refer to the array `regs_ever_live' to determine which registers
2232 to save; `regs_ever_live[I]' is nonzero if register number I
2233 is ever used in the function. This macro is responsible for
2234 knowing which registers should not be saved even if used. */
2236 #define FUNCTION_PROLOGUE(FILE, SIZE) function_prologue(FILE, SIZE)
2238 /* This macro generates the assembly code for function exit,
2239 on machines that need it. If FUNCTION_EPILOGUE is not defined
2240 then individual return instructions are generated for each
2241 return statement. Args are same as for FUNCTION_PROLOGUE. */
2243 #define FUNCTION_EPILOGUE(FILE, SIZE) function_epilogue(FILE, SIZE)
2245 /* Define the number of delay slots needed for the function epilogue.
2247 On the mips, we need a slot if either no stack has been allocated,
2248 or the only register saved is the return register. */
2250 #define DELAY_SLOTS_FOR_EPILOGUE mips_epilogue_delay_slots ()
2252 /* Define whether INSN can be placed in delay slot N for the epilogue.
2253 No references to the stack must be made, since on the MIPS, the
2254 delay slot is done after the stack has been cleaned up. */
2256 #define ELIGIBLE_FOR_EPILOGUE_DELAY(INSN,N) \
2257 (get_attr_dslot (INSN) == DSLOT_NO \
2258 && get_attr_length (INSN) == 1 \
2259 && ! epilogue_reg_mentioned_p (PATTERN (INSN)))
2261 /* Tell prologue and epilogue if register REGNO should be saved / restored. */
2263 #define MUST_SAVE_REGISTER(regno) \
2264 ((regs_ever_live[regno] && !call_used_regs[regno]) \
2265 || (regno == FRAME_POINTER_REGNUM && frame_pointer_needed) \
2266 || (regno == (GP_REG_FIRST + 31) && regs_ever_live[GP_REG_FIRST + 31]))
2268 /* ALIGN FRAMES on double word boundaries */
2270 #define MIPS_STACK_ALIGN(LOC) (((LOC)+7) & ~7)
2273 /* Output assembler code to FILE to increment profiler label # LABELNO
2274 for profiling a function entry. */
2276 #define FUNCTION_PROFILER(FILE, LABELNO) \
2278 fprintf (FILE, "\t.set\tnoreorder\n"); \
2279 fprintf (FILE, "\t.set\tnoat\n"); \
2280 fprintf (FILE, "\tmove\t%s,%s\t\t# save current return address\n", \
2281 reg_names[GP_REG_FIRST + 1], reg_names[GP_REG_FIRST + 31]); \
2282 fprintf (FILE, "\tjal\t_mcount\n"); \
2284 "\t%s\t%s,%s,%d\t\t# _mcount pops 2 words from stack\n", \
2285 TARGET_64BIT ? "dsubu" : "subu", \
2286 reg_names[STACK_POINTER_REGNUM], \
2287 reg_names[STACK_POINTER_REGNUM], \
2288 TARGET_LONG64 ? 16 : 8); \
2289 fprintf (FILE, "\t.set\treorder\n"); \
2290 fprintf (FILE, "\t.set\tat\n"); \
2293 /* Define this macro if the code for function profiling should come
2294 before the function prologue. Normally, the profiling code comes
2297 /* #define PROFILE_BEFORE_PROLOGUE */
2299 /* EXIT_IGNORE_STACK should be nonzero if, when returning from a function,
2300 the stack pointer does not matter. The value is tested only in
2301 functions that have frame pointers.
2302 No definition is equivalent to always zero. */
2304 #define EXIT_IGNORE_STACK 1
2307 /* A C statement to output, on the stream FILE, assembler code for a
2308 block of data that contains the constant parts of a trampoline.
2309 This code should not include a label--the label is taken care of
2312 #define TRAMPOLINE_TEMPLATE(STREAM) \
2314 fprintf (STREAM, "\t.word\t0x03e00821\t\t# move $1,$31\n"); \
2315 fprintf (STREAM, "\t.word\t0x04110001\t\t# bgezal $0,.+8\n"); \
2316 fprintf (STREAM, "\t.word\t0x00000000\t\t# nop\n"); \
2317 if (TARGET_LONG64) \
2319 fprintf (STREAM, "\t.word\t0xdfe30014\t\t# ld $3,20($31)\n"); \
2320 fprintf (STREAM, "\t.word\t0xdfe2001c\t\t# ld $2,28($31)\n"); \
2324 fprintf (STREAM, "\t.word\t0x8fe30014\t\t# lw $3,20($31)\n"); \
2325 fprintf (STREAM, "\t.word\t0x8fe20018\t\t# lw $2,24($31)\n"); \
2327 fprintf (STREAM, "\t.word\t0x0060c821\t\t# move $25,$3 (abicalls)\n"); \
2328 fprintf (STREAM, "\t.word\t0x00600008\t\t# jr $3\n"); \
2329 fprintf (STREAM, "\t.word\t0x0020f821\t\t# move $31,$1\n"); \
2330 if (TARGET_LONG64) \
2332 fprintf (STREAM, "\t.dword\t0x00000000\t\t# <function address>\n"); \
2333 fprintf (STREAM, "\t.dword\t0x00000000\t\t# <static chain value>\n"); \
2337 fprintf (STREAM, "\t.word\t0x00000000\t\t# <function address>\n"); \
2338 fprintf (STREAM, "\t.word\t0x00000000\t\t# <static chain value>\n"); \
2342 /* A C expression for the size in bytes of the trampoline, as an
2345 #define TRAMPOLINE_SIZE (32 + (TARGET_LONG64 ? 16 : 8))
2347 /* Alignment required for trampolines, in bits. */
2349 #define TRAMPOLINE_ALIGNMENT (TARGET_LONG64 ? 64 : 32)
2351 /* A C statement to initialize the variable parts of a trampoline.
2352 ADDR is an RTX for the address of the trampoline; FNADDR is an
2353 RTX for the address of the nested function; STATIC_CHAIN is an
2354 RTX for the static chain value that should be passed to the
2355 function when it is called. */
2357 #define INITIALIZE_TRAMPOLINE(ADDR, FUNC, CHAIN) \
2360 if (TARGET_LONG64) \
2362 emit_move_insn (gen_rtx (MEM, DImode, plus_constant (addr, 32)), FUNC); \
2363 emit_move_insn (gen_rtx (MEM, DImode, plus_constant (addr, 40)), CHAIN);\
2367 emit_move_insn (gen_rtx (MEM, SImode, plus_constant (addr, 32)), FUNC); \
2368 emit_move_insn (gen_rtx (MEM, SImode, plus_constant (addr, 36)), CHAIN);\
2371 /* Flush both caches. We need to flush the data cache in case \
2372 the system has a write-back cache. */ \
2373 /* ??? Should check the return value for errors. */ \
2374 emit_library_call (gen_rtx (SYMBOL_REF, Pmode, "_flush_cache"), \
2375 0, VOIDmode, 3, addr, Pmode, \
2376 GEN_INT (TRAMPOLINE_SIZE), TYPE_MODE (integer_type_node),\
2377 GEN_INT (3), TYPE_MODE (integer_type_node)); \
2380 /* Addressing modes, and classification of registers for them. */
2382 /* #define HAVE_POST_INCREMENT */
2383 /* #define HAVE_POST_DECREMENT */
2385 /* #define HAVE_PRE_DECREMENT */
2386 /* #define HAVE_PRE_INCREMENT */
2388 /* These assume that REGNO is a hard or pseudo reg number.
2389 They give nonzero only if REGNO is a hard reg of the suitable class
2390 or a pseudo reg currently allocated to a suitable hard reg.
2391 These definitions are NOT overridden anywhere. */
2393 #define GP_REG_OR_PSEUDO_STRICT_P(regno) \
2394 GP_REG_P((regno < FIRST_PSEUDO_REGISTER) ? regno : reg_renumber[regno])
2396 #define GP_REG_OR_PSEUDO_NONSTRICT_P(regno) \
2397 (((regno) >= FIRST_PSEUDO_REGISTER) || (GP_REG_P (regno)))
2399 #define REGNO_OK_FOR_INDEX_P(regno) 0
2400 #define REGNO_OK_FOR_BASE_P(regno) GP_REG_OR_PSEUDO_STRICT_P (regno)
2402 /* The macros REG_OK_FOR..._P assume that the arg is a REG rtx
2403 and check its validity for a certain class.
2404 We have two alternate definitions for each of them.
2405 The usual definition accepts all pseudo regs; the other rejects them all.
2406 The symbol REG_OK_STRICT causes the latter definition to be used.
2408 Most source files want to accept pseudo regs in the hope that
2409 they will get allocated to the class that the insn wants them to be in.
2410 Some source files that are used after register allocation
2411 need to be strict. */
2413 #ifndef REG_OK_STRICT
2415 #define REG_OK_STRICT_P 0
2416 #define REG_OK_FOR_INDEX_P(X) 0
2417 #define REG_OK_FOR_BASE_P(X) GP_REG_OR_PSEUDO_NONSTRICT_P (REGNO (X))
2421 #define REG_OK_STRICT_P 1
2422 #define REG_OK_FOR_INDEX_P(X) 0
2423 #define REG_OK_FOR_BASE_P(X) REGNO_OK_FOR_BASE_P (REGNO (X))
2428 /* Maximum number of registers that can appear in a valid memory address. */
2430 #define MAX_REGS_PER_ADDRESS 1
2432 /* A C compound statement with a conditional `goto LABEL;' executed
2433 if X (an RTX) is a legitimate memory address on the target
2434 machine for a memory operand of mode MODE.
2436 It usually pays to define several simpler macros to serve as
2437 subroutines for this one. Otherwise it may be too complicated
2440 This macro must exist in two variants: a strict variant and a
2441 non-strict one. The strict variant is used in the reload pass.
2442 It must be defined so that any pseudo-register that has not been
2443 allocated a hard register is considered a memory reference. In
2444 contexts where some kind of register is required, a
2445 pseudo-register with no hard register must be rejected.
2447 The non-strict variant is used in other passes. It must be
2448 defined to accept all pseudo-registers in every context where
2449 some kind of register is required.
2451 Compiler source files that want to use the strict variant of
2452 this macro define the macro `REG_OK_STRICT'. You should use an
2453 `#ifdef REG_OK_STRICT' conditional to define the strict variant
2454 in that case and the non-strict variant otherwise.
2456 Typically among the subroutines used to define
2457 `GO_IF_LEGITIMATE_ADDRESS' are subroutines to check for
2458 acceptable registers for various purposes (one for base
2459 registers, one for index registers, and so on). Then only these
2460 subroutine macros need have two variants; the higher levels of
2461 macros may be the same whether strict or not.
2463 Normally, constant addresses which are the sum of a `symbol_ref'
2464 and an integer are stored inside a `const' RTX to mark them as
2465 constant. Therefore, there is no need to recognize such sums
2466 specifically as legitimate addresses. Normally you would simply
2467 recognize any `const' as legitimate.
2469 Usually `PRINT_OPERAND_ADDRESS' is not prepared to handle
2470 constant sums that are not marked with `const'. It assumes
2471 that a naked `plus' indicates indexing. If so, then you *must*
2472 reject such naked constant sums as illegitimate addresses, so
2473 that none of them will be given to `PRINT_OPERAND_ADDRESS'.
2475 On some machines, whether a symbolic address is legitimate
2476 depends on the section that the address refers to. On these
2477 machines, define the macro `ENCODE_SECTION_INFO' to store the
2478 information into the `symbol_ref', and then check for it here.
2479 When you see a `const', you will have to look inside it to find
2480 the `symbol_ref' in order to determine the section. */
2483 #define GO_PRINTF(x) trace(x)
2484 #define GO_PRINTF2(x,y) trace(x,y)
2485 #define GO_DEBUG_RTX(x) debug_rtx(x)
2488 #define GO_PRINTF(x)
2489 #define GO_PRINTF2(x,y)
2490 #define GO_DEBUG_RTX(x)
2493 #define GO_IF_LEGITIMATE_ADDRESS(MODE, X, ADDR) \
2495 register rtx xinsn = (X); \
2497 if (TARGET_DEBUG_B_MODE) \
2499 GO_PRINTF2 ("\n========== GO_IF_LEGITIMATE_ADDRESS, %sstrict\n", \
2500 (REG_OK_STRICT_P) ? "" : "not "); \
2501 GO_DEBUG_RTX (xinsn); \
2504 if (GET_CODE (xinsn) == REG && REG_OK_FOR_BASE_P (xinsn)) \
2507 if (CONSTANT_ADDRESS_P (xinsn) \
2508 && ! (mips_split_addresses && mips_check_split (xinsn, MODE))) \
2511 if (GET_CODE (xinsn) == LO_SUM && mips_split_addresses) \
2513 register rtx xlow0 = XEXP (xinsn, 0); \
2514 register rtx xlow1 = XEXP (xinsn, 1); \
2516 if (GET_CODE (xlow0) == REG && REG_OK_FOR_BASE_P (xlow0) \
2517 && mips_check_split (xlow1, MODE)) \
2521 if (GET_CODE (xinsn) == PLUS) \
2523 register rtx xplus0 = XEXP (xinsn, 0); \
2524 register rtx xplus1 = XEXP (xinsn, 1); \
2525 register enum rtx_code code0 = GET_CODE (xplus0); \
2526 register enum rtx_code code1 = GET_CODE (xplus1); \
2528 if (code0 != REG && code1 == REG) \
2530 xplus0 = XEXP (xinsn, 1); \
2531 xplus1 = XEXP (xinsn, 0); \
2532 code0 = GET_CODE (xplus0); \
2533 code1 = GET_CODE (xplus1); \
2536 if (code0 == REG && REG_OK_FOR_BASE_P (xplus0)) \
2538 if (code1 == CONST_INT \
2539 && INTVAL (xplus1) >= -32768 \
2540 && INTVAL (xplus1) + GET_MODE_SIZE (MODE) - 1 <= 32767) \
2543 /* For some code sequences, you actually get better code by \
2544 pretending that the MIPS supports an address mode of a \
2545 constant address + a register, even though the real \
2546 machine doesn't support it. This is because the \
2547 assembler can use $r1 to load just the high 16 bits, add \
2548 in the register, and fold the low 16 bits into the memory \
2549 reference, whereas the compiler generates a 4 instruction \
2550 sequence. On the other hand, CSE is not as effective. \
2551 It would be a win to generate the lui directly, but the \
2552 MIPS assembler does not have syntax to generate the \
2553 appropriate relocation. */ \
2555 /* Also accept CONST_INT addresses here, so no else. */ \
2556 /* Reject combining an embedded PIC text segment reference \
2557 with a register. That requires an additional \
2559 /* ??? Reject combining an address with a register for the MIPS \
2560 64 bit ABI, because the SGI assembler can not handle this. */ \
2561 if (!TARGET_DEBUG_A_MODE \
2562 && (mips_abi == ABI_32 || mips_abi == ABI_EABI) \
2563 && CONSTANT_ADDRESS_P (xplus1) \
2564 && ! mips_split_addresses \
2565 && (!TARGET_EMBEDDED_PIC \
2567 || GET_CODE (XEXP (xplus1, 0)) != MINUS)) \
2572 if (TARGET_DEBUG_B_MODE) \
2573 GO_PRINTF ("Not a legitimate address\n"); \
2577 /* A C expression that is 1 if the RTX X is a constant which is a
2578 valid address. This is defined to be the same as `CONSTANT_P (X)',
2579 but rejecting CONST_DOUBLE. */
2580 /* When pic, we must reject addresses of the form symbol+large int.
2581 This is because an instruction `sw $4,s+70000' needs to be converted
2582 by the assembler to `lw $at,s($gp);sw $4,70000($at)'. Normally the
2583 assembler would use $at as a temp to load in the large offset. In this
2584 case $at is already in use. We convert such problem addresses to
2585 `la $5,s;sw $4,70000($5)' via LEGITIMIZE_ADDRESS. */
2586 /* ??? SGI Irix 6 assembler fails for CONST address, so reject them. */
2587 #define CONSTANT_ADDRESS_P(X) \
2588 ((GET_CODE (X) == LABEL_REF || GET_CODE (X) == SYMBOL_REF \
2589 || GET_CODE (X) == CONST_INT || GET_CODE (X) == HIGH \
2590 || (GET_CODE (X) == CONST \
2591 && ! (flag_pic && pic_address_needs_scratch (X)) \
2592 && (mips_abi == ABI_32 || mips_abi == ABI_EABI))) \
2593 && (!HALF_PIC_P () || !HALF_PIC_ADDRESS_P (X)))
2595 /* Define this, so that when PIC, reload won't try to reload invalid
2596 addresses which require two reload registers. */
2598 #define LEGITIMATE_PIC_OPERAND_P(X) (! pic_address_needs_scratch (X))
2600 /* Nonzero if the constant value X is a legitimate general operand.
2601 It is given that X satisfies CONSTANT_P or is a CONST_DOUBLE.
2603 At present, GAS doesn't understand li.[sd], so don't allow it
2604 to be generated at present. Also, the MIPS assembler does not
2605 grok li.d Infinity. */
2607 /* ??? SGI Irix 6 assembler fails for CONST address, so reject them. */
2608 #define LEGITIMATE_CONSTANT_P(X) \
2609 ((GET_CODE (X) != CONST_DOUBLE \
2610 || mips_const_double_ok (X, GET_MODE (X))) \
2611 && ! (GET_CODE (X) == CONST \
2612 && mips_abi != ABI_32 && mips_abi != ABI_EABI))
2614 /* A C compound statement that attempts to replace X with a valid
2615 memory address for an operand of mode MODE. WIN will be a C
2616 statement label elsewhere in the code; the macro definition may
2619 GO_IF_LEGITIMATE_ADDRESS (MODE, X, WIN);
2621 to avoid further processing if the address has become legitimate.
2623 X will always be the result of a call to `break_out_memory_refs',
2624 and OLDX will be the operand that was given to that function to
2627 The code generated by this macro should not alter the
2628 substructure of X. If it transforms X into a more legitimate
2629 form, it should assign X (which will always be a C variable) a
2632 It is not necessary for this macro to come up with a legitimate
2633 address. The compiler has standard ways of doing so in all
2634 cases. In fact, it is safe for this macro to do nothing. But
2635 often a machine-dependent strategy can generate better code.
2637 For the MIPS, transform:
2639 memory(X + <large int>)
2643 Y = <large int> & ~0x7fff;
2645 memory (Z + (<large int> & 0x7fff));
2647 This is for CSE to find several similar references, and only use one Z.
2649 When PIC, convert addresses of the form memory (symbol+large int) to
2650 memory (reg+large int). */
2653 #define LEGITIMIZE_ADDRESS(X,OLDX,MODE,WIN) \
2655 register rtx xinsn = (X); \
2657 if (TARGET_DEBUG_B_MODE) \
2659 GO_PRINTF ("\n========== LEGITIMIZE_ADDRESS\n"); \
2660 GO_DEBUG_RTX (xinsn); \
2663 if (mips_split_addresses && mips_check_split (X, MODE)) \
2665 /* ??? Is this ever executed? */ \
2666 X = gen_rtx (LO_SUM, Pmode, \
2667 copy_to_mode_reg (Pmode, gen_rtx (HIGH, Pmode, X)), X); \
2671 if (GET_CODE (xinsn) == CONST \
2672 && ((flag_pic && pic_address_needs_scratch (xinsn)) \
2673 /* ??? SGI's Irix 6 assembler can't handle CONST. */ \
2674 || (mips_abi != ABI_32 && mips_abi != ABI_EABI))) \
2676 rtx ptr_reg = gen_reg_rtx (Pmode); \
2677 rtx constant = XEXP (XEXP (xinsn, 0), 1); \
2679 emit_move_insn (ptr_reg, XEXP (XEXP (xinsn, 0), 0)); \
2681 X = gen_rtx (PLUS, Pmode, ptr_reg, constant); \
2682 if (SMALL_INT (constant)) \
2684 /* Otherwise we fall through so the code below will fix the \
2689 if (GET_CODE (xinsn) == PLUS) \
2691 register rtx xplus0 = XEXP (xinsn, 0); \
2692 register rtx xplus1 = XEXP (xinsn, 1); \
2693 register enum rtx_code code0 = GET_CODE (xplus0); \
2694 register enum rtx_code code1 = GET_CODE (xplus1); \
2696 if (code0 != REG && code1 == REG) \
2698 xplus0 = XEXP (xinsn, 1); \
2699 xplus1 = XEXP (xinsn, 0); \
2700 code0 = GET_CODE (xplus0); \
2701 code1 = GET_CODE (xplus1); \
2704 if (code0 == REG && REG_OK_FOR_BASE_P (xplus0) \
2705 && code1 == CONST_INT && !SMALL_INT (xplus1)) \
2707 rtx int_reg = gen_reg_rtx (Pmode); \
2708 rtx ptr_reg = gen_reg_rtx (Pmode); \
2710 emit_move_insn (int_reg, \
2711 GEN_INT (INTVAL (xplus1) & ~ 0x7fff)); \
2713 emit_insn (gen_rtx (SET, VOIDmode, \
2715 gen_rtx (PLUS, Pmode, xplus0, int_reg))); \
2717 X = gen_rtx (PLUS, Pmode, ptr_reg, \
2718 GEN_INT (INTVAL (xplus1) & 0x7fff)); \
2723 if (TARGET_DEBUG_B_MODE) \
2724 GO_PRINTF ("LEGITIMIZE_ADDRESS could not fix.\n"); \
2728 /* A C statement or compound statement with a conditional `goto
2729 LABEL;' executed if memory address X (an RTX) can have different
2730 meanings depending on the machine mode of the memory reference it
2733 Autoincrement and autodecrement addresses typically have
2734 mode-dependent effects because the amount of the increment or
2735 decrement is the size of the operand being addressed. Some
2736 machines have other mode-dependent addresses. Many RISC machines
2737 have no mode-dependent addresses.
2739 You may assume that ADDR is a valid address for the machine. */
2741 #define GO_IF_MODE_DEPENDENT_ADDRESS(ADDR,LABEL) {}
2744 /* Define this macro if references to a symbol must be treated
2745 differently depending on something about the variable or
2746 function named by the symbol (such as what section it is in).
2748 The macro definition, if any, is executed immediately after the
2749 rtl for DECL has been created and stored in `DECL_RTL (DECL)'.
2750 The value of the rtl will be a `mem' whose address is a
2753 The usual thing for this macro to do is to a flag in the
2754 `symbol_ref' (such as `SYMBOL_REF_FLAG') or to store a modified
2755 name string in the `symbol_ref' (if one bit is not enough
2758 The best way to modify the name string is by adding text to the
2759 beginning, with suitable punctuation to prevent any ambiguity.
2760 Allocate the new name in `saveable_obstack'. You will have to
2761 modify `ASM_OUTPUT_LABELREF' to remove and decode the added text
2762 and output the name accordingly.
2764 You can also check the information stored in the `symbol_ref' in
2765 the definition of `GO_IF_LEGITIMATE_ADDRESS' or
2766 `PRINT_OPERAND_ADDRESS'. */
2768 #define ENCODE_SECTION_INFO(DECL) \
2771 if (TARGET_EMBEDDED_PIC) \
2773 if (TREE_CODE (DECL) == VAR_DECL) \
2774 SYMBOL_REF_FLAG (XEXP (DECL_RTL (DECL), 0)) = 1; \
2775 else if (TREE_CODE (DECL) == FUNCTION_DECL) \
2776 SYMBOL_REF_FLAG (XEXP (DECL_RTL (DECL), 0)) = 0; \
2777 else if (TREE_CODE (DECL) == STRING_CST \
2778 && ! flag_writable_strings) \
2779 SYMBOL_REF_FLAG (XEXP (TREE_CST_RTL (DECL), 0)) = 0; \
2781 SYMBOL_REF_FLAG (XEXP (TREE_CST_RTL (DECL), 0)) = 1; \
2784 else if (TARGET_GP_OPT && TREE_CODE (DECL) == VAR_DECL) \
2786 int size = int_size_in_bytes (TREE_TYPE (DECL)); \
2788 if (size > 0 && size <= mips_section_threshold) \
2789 SYMBOL_REF_FLAG (XEXP (DECL_RTL (DECL), 0)) = 1; \
2792 else if (HALF_PIC_P ()) \
2793 HALF_PIC_ENCODE (DECL); \
2798 /* Specify the machine mode that this machine uses
2799 for the index in the tablejump instruction. */
2800 #define CASE_VECTOR_MODE (TARGET_LONG64 ? DImode : SImode)
2802 /* Define this if the tablejump instruction expects the table
2803 to contain offsets from the address of the table.
2804 Do not define this if the table should contain absolute addresses. */
2805 /* #define CASE_VECTOR_PC_RELATIVE */
2807 /* Specify the tree operation to be used to convert reals to integers. */
2808 #define IMPLICIT_FIX_EXPR FIX_ROUND_EXPR
2810 /* This is the kind of divide that is easiest to do in the general case. */
2811 #define EASY_DIV_EXPR TRUNC_DIV_EXPR
2813 /* Define this as 1 if `char' should by default be signed; else as 0. */
2814 #ifndef DEFAULT_SIGNED_CHAR
2815 #define DEFAULT_SIGNED_CHAR 1
2818 /* Max number of bytes we can move from memory to memory
2819 in one reasonably fast instruction. */
2820 #define MOVE_MAX (TARGET_64BIT ? 8 : 4)
2821 #define MAX_MOVE_MAX 8
2823 /* Define this macro as a C expression which is nonzero if
2824 accessing less than a word of memory (i.e. a `char' or a
2825 `short') is no faster than accessing a word of memory, i.e., if
2826 such access require more than one instruction or if there is no
2827 difference in cost between byte and (aligned) word loads.
2829 On RISC machines, it tends to generate better code to define
2830 this as 1, since it avoids making a QI or HI mode register. */
2831 #define SLOW_BYTE_ACCESS 1
2833 /* We assume that the store-condition-codes instructions store 0 for false
2834 and some other value for true. This is the value stored for true. */
2836 #define STORE_FLAG_VALUE 1
2838 /* Define this if zero-extension is slow (more than one real instruction). */
2839 #define SLOW_ZERO_EXTEND
2841 /* Define this to be nonzero if shift instructions ignore all but the low-order
2843 #define SHIFT_COUNT_TRUNCATED 1
2845 /* Value is 1 if truncating an integer of INPREC bits to OUTPREC bits
2846 is done just by pretending it is already truncated. */
2847 /* In 64 bit mode, 32 bit instructions require that register values be properly
2848 sign-extended to 64 bits. As a result, a truncate is not a no-op if it
2849 converts a value >32 bits to a value <32 bits. */
2850 /* ??? This results in inefficient code for 64 bit to 32 conversions.
2851 Something needs to be done about this. Perhaps not use any 32 bit
2852 instructions? Perhaps use PROMOTE_MODE? */
2853 #define TRULY_NOOP_TRUNCATION(OUTPREC, INPREC) \
2854 (TARGET_64BIT ? ((INPREC) <= 32 || (OUTPREC) > 32) : 1)
2856 /* Specify the machine mode that pointers have.
2857 After generation of rtl, the compiler makes no further distinction
2858 between pointers and any other objects of this machine mode. */
2860 #define Pmode (TARGET_LONG64 ? DImode : SImode)
2862 /* A function address in a call instruction
2863 is a word address (for indexing purposes)
2864 so give the MEM rtx a words's mode. */
2866 #define FUNCTION_MODE (TARGET_LONG64 ? DImode : SImode)
2868 /* Define TARGET_MEM_FUNCTIONS if we want to use calls to memcpy and
2869 memset, instead of the BSD functions bcopy and bzero. */
2871 #if defined(MIPS_SYSV) || defined(OSF_OS)
2872 #define TARGET_MEM_FUNCTIONS
2876 /* A part of a C `switch' statement that describes the relative
2877 costs of constant RTL expressions. It must contain `case'
2878 labels for expression codes `const_int', `const', `symbol_ref',
2879 `label_ref' and `const_double'. Each case must ultimately reach
2880 a `return' statement to return the relative cost of the use of
2881 that kind of constant value in an expression. The cost may
2882 depend on the precise value of the constant, which is available
2883 for examination in X.
2885 CODE is the expression code--redundant, since it can be obtained
2886 with `GET_CODE (X)'. */
2888 #define CONST_COSTS(X,CODE,OUTER_CODE) \
2890 /* Always return 0, since we don't have different sized \
2891 instructions, hence different costs according to Richard \
2896 return COSTS_N_INSNS (2); \
2900 rtx offset = const0_rtx; \
2901 rtx symref = eliminate_constant_term (XEXP (X, 0), &offset); \
2903 if (GET_CODE (symref) == LABEL_REF) \
2904 return COSTS_N_INSNS (2); \
2906 if (GET_CODE (symref) != SYMBOL_REF) \
2907 return COSTS_N_INSNS (4); \
2909 /* let's be paranoid.... */ \
2910 if (INTVAL (offset) < -32768 || INTVAL (offset) > 32767) \
2911 return COSTS_N_INSNS (2); \
2913 return COSTS_N_INSNS (SYMBOL_REF_FLAG (symref) ? 1 : 2); \
2917 return COSTS_N_INSNS (SYMBOL_REF_FLAG (X) ? 1 : 2); \
2919 case CONST_DOUBLE: \
2922 split_double (X, &high, &low); \
2923 return COSTS_N_INSNS ((high == CONST0_RTX (GET_MODE (high)) \
2924 || low == CONST0_RTX (GET_MODE (low))) \
2928 /* Like `CONST_COSTS' but applies to nonconstant RTL expressions.
2929 This can be used, for example, to indicate how costly a multiply
2930 instruction is. In writing this macro, you can use the construct
2931 `COSTS_N_INSNS (N)' to specify a cost equal to N fast instructions.
2933 This macro is optional; do not define it if the default cost
2934 assumptions are adequate for the target machine.
2936 If -mdebugd is used, change the multiply cost to 2, so multiply by
2937 a constant isn't converted to a series of shifts. This helps
2938 strength reduction, and also makes it easier to identify what the
2939 compiler is doing. */
2941 /* ??? Fix this to be right for the R8000. */
2942 #define RTX_COSTS(X,CODE,OUTER_CODE) \
2945 int num_words = (GET_MODE_SIZE (GET_MODE (X)) > UNITS_PER_WORD) ? 2 : 1; \
2946 if (simple_memory_operand (X, GET_MODE (X))) \
2947 return COSTS_N_INSNS (num_words); \
2949 return COSTS_N_INSNS (2*num_words); \
2953 return COSTS_N_INSNS (6); \
2956 return COSTS_N_INSNS ((GET_MODE (X) == DImode && !TARGET_64BIT) ? 2 : 1); \
2961 if (GET_MODE (X) == DImode && !TARGET_64BIT) \
2962 return COSTS_N_INSNS (2); \
2964 return COSTS_N_INSNS (1); \
2969 if (GET_MODE (X) == DImode && !TARGET_64BIT) \
2970 return COSTS_N_INSNS ((GET_CODE (XEXP (X, 1)) == CONST_INT) ? 4 : 12); \
2972 return COSTS_N_INSNS (1); \
2976 enum machine_mode xmode = GET_MODE (X); \
2977 if (xmode == SFmode || xmode == DFmode) \
2978 return COSTS_N_INSNS (1); \
2980 return COSTS_N_INSNS (4); \
2986 enum machine_mode xmode = GET_MODE (X); \
2987 if (xmode == SFmode || xmode == DFmode) \
2989 if (mips_cpu == PROCESSOR_R3000) \
2990 return COSTS_N_INSNS (2); \
2991 else if (mips_cpu == PROCESSOR_R6000) \
2992 return COSTS_N_INSNS (3); \
2994 return COSTS_N_INSNS (6); \
2997 if (xmode == DImode && !TARGET_64BIT) \
2998 return COSTS_N_INSNS (4); \
3000 return COSTS_N_INSNS (1); \
3004 return COSTS_N_INSNS ((GET_MODE (X) == DImode && !TARGET_64BIT) ? 4 : 1); \
3008 enum machine_mode xmode = GET_MODE (X); \
3009 if (xmode == SFmode) \
3011 if (mips_cpu == PROCESSOR_R3000 \
3012 || mips_cpu == PROCESSOR_R5000) \
3013 return COSTS_N_INSNS (4); \
3014 else if (mips_cpu == PROCESSOR_R6000) \
3015 return COSTS_N_INSNS (5); \
3017 return COSTS_N_INSNS (7); \
3020 if (xmode == DFmode) \
3022 if (mips_cpu == PROCESSOR_R3000 \
3023 || mips_cpu == PROCESSOR_R5000) \
3024 return COSTS_N_INSNS (5); \
3025 else if (mips_cpu == PROCESSOR_R6000) \
3026 return COSTS_N_INSNS (6); \
3028 return COSTS_N_INSNS (8); \
3031 if (mips_cpu == PROCESSOR_R3000) \
3032 return COSTS_N_INSNS (12); \
3033 else if (mips_cpu == PROCESSOR_R6000) \
3034 return COSTS_N_INSNS (17); \
3035 else if (mips_cpu == PROCESSOR_R5000) \
3036 return COSTS_N_INSNS (5); \
3038 return COSTS_N_INSNS (10); \
3044 enum machine_mode xmode = GET_MODE (X); \
3045 if (xmode == SFmode) \
3047 if (mips_cpu == PROCESSOR_R3000) \
3048 return COSTS_N_INSNS (12); \
3049 else if (mips_cpu == PROCESSOR_R6000) \
3050 return COSTS_N_INSNS (15); \
3052 return COSTS_N_INSNS (23); \
3055 if (xmode == DFmode) \
3057 if (mips_cpu == PROCESSOR_R3000) \
3058 return COSTS_N_INSNS (19); \
3059 else if (mips_cpu == PROCESSOR_R6000) \
3060 return COSTS_N_INSNS (16); \
3062 return COSTS_N_INSNS (36); \
3065 /* fall through */ \
3069 if (mips_cpu == PROCESSOR_R3000) \
3070 return COSTS_N_INSNS (35); \
3071 else if (mips_cpu == PROCESSOR_R6000) \
3072 return COSTS_N_INSNS (38); \
3073 else if (mips_cpu == PROCESSOR_R5000) \
3074 return COSTS_N_INSNS (36); \
3076 return COSTS_N_INSNS (69); \
3079 /* A sign extend from SImode to DImode in 64 bit mode is often \
3080 zero instructions, because the result can often be used \
3081 directly by another instruction; we'll call it one. */ \
3082 if (TARGET_64BIT && GET_MODE (X) == DImode \
3083 && GET_MODE (XEXP (X, 0)) == SImode) \
3084 return COSTS_N_INSNS (1); \
3086 return COSTS_N_INSNS (2); \
3089 if (TARGET_64BIT && GET_MODE (X) == DImode \
3090 && GET_MODE (XEXP (X, 0)) == SImode) \
3091 return COSTS_N_INSNS (2); \
3093 return COSTS_N_INSNS (1);
3095 /* An expression giving the cost of an addressing mode that
3096 contains ADDRESS. If not defined, the cost is computed from the
3097 form of the ADDRESS expression and the `CONST_COSTS' values.
3099 For most CISC machines, the default cost is a good approximation
3100 of the true cost of the addressing mode. However, on RISC
3101 machines, all instructions normally have the same length and
3102 execution time. Hence all addresses will have equal costs.
3104 In cases where more than one form of an address is known, the
3105 form with the lowest cost will be used. If multiple forms have
3106 the same, lowest, cost, the one that is the most complex will be
3109 For example, suppose an address that is equal to the sum of a
3110 register and a constant is used twice in the same basic block.
3111 When this macro is not defined, the address will be computed in
3112 a register and memory references will be indirect through that
3113 register. On machines where the cost of the addressing mode
3114 containing the sum is no higher than that of a simple indirect
3115 reference, this will produce an additional instruction and
3116 possibly require an additional register. Proper specification
3117 of this macro eliminates this overhead for such machines.
3119 Similar use of this macro is made in strength reduction of loops.
3121 ADDRESS need not be valid as an address. In such a case, the
3122 cost is not relevant and can be any value; invalid addresses
3123 need not be assigned a different cost.
3125 On machines where an address involving more than one register is
3126 as cheap as an address computation involving only one register,
3127 defining `ADDRESS_COST' to reflect this can cause two registers
3128 to be live over a region of code where only one would have been
3129 if `ADDRESS_COST' were not defined in that manner. This effect
3130 should be considered in the definition of this macro.
3131 Equivalent costs should probably only be given to addresses with
3132 different numbers of registers on machines with lots of registers.
3134 This macro will normally either not be defined or be defined as
3137 #define ADDRESS_COST(ADDR) (REG_P (ADDR) ? 1 : mips_address_cost (ADDR))
3139 /* A C expression for the cost of moving data from a register in
3140 class FROM to one in class TO. The classes are expressed using
3141 the enumeration values such as `GENERAL_REGS'. A value of 2 is
3142 the default; other values are interpreted relative to that.
3144 It is not required that the cost always equal 2 when FROM is the
3145 same as TO; on some machines it is expensive to move between
3146 registers if they are not general registers.
3148 If reload sees an insn consisting of a single `set' between two
3149 hard registers, and if `REGISTER_MOVE_COST' applied to their
3150 classes returns a value of 2, reload does not check to ensure
3151 that the constraints of the insn are met. Setting a cost of
3152 other than 2 will allow reload to verify that the constraints are
3153 met. You should do this if the `movM' pattern's constraints do
3154 not allow such copying. */
3156 #define REGISTER_MOVE_COST(FROM, TO) \
3157 ((FROM) == GR_REGS && (TO) == GR_REGS ? 2 \
3158 : (FROM) == FP_REGS && (TO) == FP_REGS ? 2 \
3159 : (FROM) == GR_REGS && (TO) == FP_REGS ? 4 \
3160 : (FROM) == FP_REGS && (TO) == GR_REGS ? 4 \
3161 : (((FROM) == HI_REG || (FROM) == LO_REG \
3162 || (FROM) == MD_REGS || (FROM) == HILO_REG) \
3163 && (TO) == GR_REGS) ? 6 \
3164 : (((TO) == HI_REG || (TO) == LO_REG \
3165 || (TO) == MD_REGS || (FROM) == HILO_REG) \
3166 && (FROM) == GR_REGS) ? 6 \
3167 : (FROM) == ST_REGS && (TO) == GR_REGS ? 4 \
3168 : (FROM) == FP_REGS && (TO) == ST_REGS ? 8 \
3171 /* ??? Fix this to be right for the R8000. */
3172 #define MEMORY_MOVE_COST(MODE) \
3173 ((mips_cpu == PROCESSOR_R4000 || mips_cpu == PROCESSOR_R6000) ? 6 : 4)
3175 /* A C expression for the cost of a branch instruction. A value of
3176 1 is the default; other values are interpreted relative to that. */
3178 /* ??? Fix this to be right for the R8000. */
3179 #define BRANCH_COST \
3180 ((mips_cpu == PROCESSOR_R4000 || mips_cpu == PROCESSOR_R6000) ? 2 : 1)
3182 /* A C statement (sans semicolon) to update the integer variable COST
3183 based on the relationship between INSN that is dependent on
3184 DEP_INSN through the dependence LINK. The default is to make no
3185 adjustment to COST. On the MIPS, ignore the cost of anti- and
3186 output-dependencies. */
3188 #define ADJUST_COST(INSN,LINK,DEP_INSN,COST) \
3189 if (REG_NOTE_KIND (LINK) != 0) \
3190 (COST) = 0; /* Anti or output dependence. */
3192 /* Optionally define this if you have added predicates to
3193 `MACHINE.c'. This macro is called within an initializer of an
3194 array of structures. The first field in the structure is the
3195 name of a predicate and the second field is an array of rtl
3196 codes. For each predicate, list all rtl codes that can be in
3197 expressions matched by the predicate. The list should have a
3198 trailing comma. Here is an example of two entries in the list
3199 for a typical RISC machine:
3201 #define PREDICATE_CODES \
3202 {"gen_reg_rtx_operand", {SUBREG, REG}}, \
3203 {"reg_or_short_cint_operand", {SUBREG, REG, CONST_INT}},
3205 Defining this macro does not affect the generated code (however,
3206 incorrect definitions that omit an rtl code that may be matched
3207 by the predicate can cause the compiler to malfunction).
3208 Instead, it allows the table built by `genrecog' to be more
3209 compact and efficient, thus speeding up the compiler. The most
3210 important predicates to include in the list specified by this
3211 macro are thoses used in the most insn patterns. */
3213 #define PREDICATE_CODES \
3214 {"uns_arith_operand", { REG, CONST_INT, SUBREG }}, \
3215 {"arith_operand", { REG, CONST_INT, SUBREG }}, \
3216 {"arith32_operand", { REG, CONST_INT, SUBREG }}, \
3217 {"reg_or_0_operand", { REG, CONST_INT, SUBREG }}, \
3218 {"small_int", { CONST_INT }}, \
3219 {"large_int", { CONST_INT }}, \
3220 {"mips_const_double_ok", { CONST_DOUBLE }}, \
3221 {"const_float_1_operand", { CONST_DOUBLE }}, \
3222 {"simple_memory_operand", { MEM, SUBREG }}, \
3223 {"equality_op", { EQ, NE }}, \
3224 {"cmp_op", { EQ, NE, GT, GE, GTU, GEU, LT, LE, \
3226 {"pc_or_label_operand", { PC, LABEL_REF }}, \
3227 {"call_insn_operand", { CONST_INT, CONST, SYMBOL_REF, REG}}, \
3228 {"move_operand", { CONST_INT, CONST_DOUBLE, CONST, \
3229 SYMBOL_REF, LABEL_REF, SUBREG, \
3231 {"movdi_operand", { CONST_INT, CONST_DOUBLE, CONST, \
3232 SYMBOL_REF, LABEL_REF, SUBREG, REG, \
3233 MEM, SIGN_EXTEND }}, \
3234 {"se_register_operand", { SUBREG, REG, SIGN_EXTEND }}, \
3235 {"se_reg_or_0_operand", { REG, CONST_INT, SUBREG, \
3237 {"se_uns_arith_operand", { REG, CONST_INT, SUBREG, \
3239 {"se_arith_operand", { REG, CONST_INT, SUBREG, \
3241 {"se_nonmemory_operand", { CONST_INT, CONST_DOUBLE, CONST, \
3242 SYMBOL_REF, LABEL_REF, SUBREG, \
3243 REG, SIGN_EXTEND }}, \
3244 {"se_nonimmediate_operand", { SUBREG, REG, MEM, SIGN_EXTEND }},
3247 /* If defined, a C statement to be executed just prior to the
3248 output of assembler code for INSN, to modify the extracted
3249 operands so they will be output differently.
3251 Here the argument OPVEC is the vector containing the operands
3252 extracted from INSN, and NOPERANDS is the number of elements of
3253 the vector which contain meaningful data for this insn. The
3254 contents of this vector are what will be used to convert the
3255 insn template into assembler code, so you can change the
3256 assembler output by changing the contents of the vector.
3258 We use it to check if the current insn needs a nop in front of it
3259 because of load delays, and also to update the delay slot
3262 #define FINAL_PRESCAN_INSN(INSN, OPVEC, NOPERANDS) \
3263 final_prescan_insn (INSN, OPVEC, NOPERANDS)
3266 /* Control the assembler format that we output. */
3268 /* Output at beginning of assembler file.
3269 If we are optimizing to use the global pointer, create a temporary
3270 file to hold all of the text stuff, and write it out to the end.
3271 This is needed because the MIPS assembler is evidently one pass,
3272 and if it hasn't seen the relevant .comm/.lcomm/.extern/.sdata
3273 declaration when the code is processed, it generates a two
3274 instruction sequence. */
3276 #define ASM_FILE_START(STREAM) mips_asm_file_start (STREAM)
3278 /* Output to assembler file text saying following lines
3279 may contain character constants, extra white space, comments, etc. */
3281 #define ASM_APP_ON " #APP\n"
3283 /* Output to assembler file text saying following lines
3284 no longer contain unusual constructs. */
3286 #define ASM_APP_OFF " #NO_APP\n"
3288 /* How to refer to registers in assembler output.
3289 This sequence is indexed by compiler's hard-register-number (see above).
3291 In order to support the two different conventions for register names,
3292 we use the name of a table set up in mips.c, which is overwritten
3293 if -mrnames is used. */
3295 #define REGISTER_NAMES \
3297 &mips_reg_names[ 0][0], \
3298 &mips_reg_names[ 1][0], \
3299 &mips_reg_names[ 2][0], \
3300 &mips_reg_names[ 3][0], \
3301 &mips_reg_names[ 4][0], \
3302 &mips_reg_names[ 5][0], \
3303 &mips_reg_names[ 6][0], \
3304 &mips_reg_names[ 7][0], \
3305 &mips_reg_names[ 8][0], \
3306 &mips_reg_names[ 9][0], \
3307 &mips_reg_names[10][0], \
3308 &mips_reg_names[11][0], \
3309 &mips_reg_names[12][0], \
3310 &mips_reg_names[13][0], \
3311 &mips_reg_names[14][0], \
3312 &mips_reg_names[15][0], \
3313 &mips_reg_names[16][0], \
3314 &mips_reg_names[17][0], \
3315 &mips_reg_names[18][0], \
3316 &mips_reg_names[19][0], \
3317 &mips_reg_names[20][0], \
3318 &mips_reg_names[21][0], \
3319 &mips_reg_names[22][0], \
3320 &mips_reg_names[23][0], \
3321 &mips_reg_names[24][0], \
3322 &mips_reg_names[25][0], \
3323 &mips_reg_names[26][0], \
3324 &mips_reg_names[27][0], \
3325 &mips_reg_names[28][0], \
3326 &mips_reg_names[29][0], \
3327 &mips_reg_names[30][0], \
3328 &mips_reg_names[31][0], \
3329 &mips_reg_names[32][0], \
3330 &mips_reg_names[33][0], \
3331 &mips_reg_names[34][0], \
3332 &mips_reg_names[35][0], \
3333 &mips_reg_names[36][0], \
3334 &mips_reg_names[37][0], \
3335 &mips_reg_names[38][0], \
3336 &mips_reg_names[39][0], \
3337 &mips_reg_names[40][0], \
3338 &mips_reg_names[41][0], \
3339 &mips_reg_names[42][0], \
3340 &mips_reg_names[43][0], \
3341 &mips_reg_names[44][0], \
3342 &mips_reg_names[45][0], \
3343 &mips_reg_names[46][0], \
3344 &mips_reg_names[47][0], \
3345 &mips_reg_names[48][0], \
3346 &mips_reg_names[49][0], \
3347 &mips_reg_names[50][0], \
3348 &mips_reg_names[51][0], \
3349 &mips_reg_names[52][0], \
3350 &mips_reg_names[53][0], \
3351 &mips_reg_names[54][0], \
3352 &mips_reg_names[55][0], \
3353 &mips_reg_names[56][0], \
3354 &mips_reg_names[57][0], \
3355 &mips_reg_names[58][0], \
3356 &mips_reg_names[59][0], \
3357 &mips_reg_names[60][0], \
3358 &mips_reg_names[61][0], \
3359 &mips_reg_names[62][0], \
3360 &mips_reg_names[63][0], \
3361 &mips_reg_names[64][0], \
3362 &mips_reg_names[65][0], \
3363 &mips_reg_names[66][0], \
3364 &mips_reg_names[67][0], \
3365 &mips_reg_names[68][0], \
3366 &mips_reg_names[69][0], \
3367 &mips_reg_names[70][0], \
3368 &mips_reg_names[71][0], \
3369 &mips_reg_names[72][0], \
3370 &mips_reg_names[73][0], \
3371 &mips_reg_names[74][0], \
3372 &mips_reg_names[75][0], \
3375 /* print-rtl.c can't use REGISTER_NAMES, since it depends on mips.c.
3376 So define this for it. */
3377 #define DEBUG_REGISTER_NAMES \
3379 "$0", "at", "v0", "v1", "a0", "a1", "a2", "a3", \
3380 "t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7", \
3381 "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", \
3382 "t8", "t9", "k0", "k1", "gp", "sp", "$fp", "ra", \
3383 "$f0", "$f1", "$f2", "$f3", "$f4", "$f5", "$f6", "$f7", \
3384 "$f8", "$f9", "$f10", "$f11", "$f12", "$f13", "$f14", "$f15", \
3385 "$f16", "$f17", "$f18", "$f19", "$f20", "$f21", "$f22", "$f23", \
3386 "$f24", "$f25", "$f26", "$f27", "$f28", "$f29", "$f30", "$f31", \
3387 "hi", "lo", "accum","$fcc0","$fcc1","$fcc2","$fcc3","$fcc4", \
3388 "$fcc5","$fcc6","$fcc7","$rap" \
3391 /* If defined, a C initializer for an array of structures
3392 containing a name and a register number. This macro defines
3393 additional names for hard registers, thus allowing the `asm'
3394 option in declarations to refer to registers using alternate
3397 We define both names for the integer registers here. */
3399 #define ADDITIONAL_REGISTER_NAMES \
3401 { "$0", 0 + GP_REG_FIRST }, \
3402 { "$1", 1 + GP_REG_FIRST }, \
3403 { "$2", 2 + GP_REG_FIRST }, \
3404 { "$3", 3 + GP_REG_FIRST }, \
3405 { "$4", 4 + GP_REG_FIRST }, \
3406 { "$5", 5 + GP_REG_FIRST }, \
3407 { "$6", 6 + GP_REG_FIRST }, \
3408 { "$7", 7 + GP_REG_FIRST }, \
3409 { "$8", 8 + GP_REG_FIRST }, \
3410 { "$9", 9 + GP_REG_FIRST }, \
3411 { "$10", 10 + GP_REG_FIRST }, \
3412 { "$11", 11 + GP_REG_FIRST }, \
3413 { "$12", 12 + GP_REG_FIRST }, \
3414 { "$13", 13 + GP_REG_FIRST }, \
3415 { "$14", 14 + GP_REG_FIRST }, \
3416 { "$15", 15 + GP_REG_FIRST }, \
3417 { "$16", 16 + GP_REG_FIRST }, \
3418 { "$17", 17 + GP_REG_FIRST }, \
3419 { "$18", 18 + GP_REG_FIRST }, \
3420 { "$19", 19 + GP_REG_FIRST }, \
3421 { "$20", 20 + GP_REG_FIRST }, \
3422 { "$21", 21 + GP_REG_FIRST }, \
3423 { "$22", 22 + GP_REG_FIRST }, \
3424 { "$23", 23 + GP_REG_FIRST }, \
3425 { "$24", 24 + GP_REG_FIRST }, \
3426 { "$25", 25 + GP_REG_FIRST }, \
3427 { "$26", 26 + GP_REG_FIRST }, \
3428 { "$27", 27 + GP_REG_FIRST }, \
3429 { "$28", 28 + GP_REG_FIRST }, \
3430 { "$29", 29 + GP_REG_FIRST }, \
3431 { "$30", 30 + GP_REG_FIRST }, \
3432 { "$31", 31 + GP_REG_FIRST }, \
3433 { "$sp", 29 + GP_REG_FIRST }, \
3434 { "$fp", 30 + GP_REG_FIRST }, \
3435 { "at", 1 + GP_REG_FIRST }, \
3436 { "v0", 2 + GP_REG_FIRST }, \
3437 { "v1", 3 + GP_REG_FIRST }, \
3438 { "a0", 4 + GP_REG_FIRST }, \
3439 { "a1", 5 + GP_REG_FIRST }, \
3440 { "a2", 6 + GP_REG_FIRST }, \
3441 { "a3", 7 + GP_REG_FIRST }, \
3442 { "t0", 8 + GP_REG_FIRST }, \
3443 { "t1", 9 + GP_REG_FIRST }, \
3444 { "t2", 10 + GP_REG_FIRST }, \
3445 { "t3", 11 + GP_REG_FIRST }, \
3446 { "t4", 12 + GP_REG_FIRST }, \
3447 { "t5", 13 + GP_REG_FIRST }, \
3448 { "t6", 14 + GP_REG_FIRST }, \
3449 { "t7", 15 + GP_REG_FIRST }, \
3450 { "s0", 16 + GP_REG_FIRST }, \
3451 { "s1", 17 + GP_REG_FIRST }, \
3452 { "s2", 18 + GP_REG_FIRST }, \
3453 { "s3", 19 + GP_REG_FIRST }, \
3454 { "s4", 20 + GP_REG_FIRST }, \
3455 { "s5", 21 + GP_REG_FIRST }, \
3456 { "s6", 22 + GP_REG_FIRST }, \
3457 { "s7", 23 + GP_REG_FIRST }, \
3458 { "t8", 24 + GP_REG_FIRST }, \
3459 { "t9", 25 + GP_REG_FIRST }, \
3460 { "k0", 26 + GP_REG_FIRST }, \
3461 { "k1", 27 + GP_REG_FIRST }, \
3462 { "gp", 28 + GP_REG_FIRST }, \
3463 { "sp", 29 + GP_REG_FIRST }, \
3464 { "fp", 30 + GP_REG_FIRST }, \
3465 { "ra", 31 + GP_REG_FIRST }, \
3466 { "$sp", 29 + GP_REG_FIRST }, \
3467 { "$fp", 30 + GP_REG_FIRST } \
3470 /* Define results of standard character escape sequences. */
3471 #define TARGET_BELL 007
3472 #define TARGET_BS 010
3473 #define TARGET_TAB 011
3474 #define TARGET_NEWLINE 012
3475 #define TARGET_VT 013
3476 #define TARGET_FF 014
3477 #define TARGET_CR 015
3479 /* A C compound statement to output to stdio stream STREAM the
3480 assembler syntax for an instruction operand X. X is an RTL
3483 CODE is a value that can be used to specify one of several ways
3484 of printing the operand. It is used when identical operands
3485 must be printed differently depending on the context. CODE
3486 comes from the `%' specification that was used to request
3487 printing of the operand. If the specification was just `%DIGIT'
3488 then CODE is 0; if the specification was `%LTR DIGIT' then CODE
3489 is the ASCII code for LTR.
3491 If X is a register, this macro should print the register's name.
3492 The names can be found in an array `reg_names' whose type is
3493 `char *[]'. `reg_names' is initialized from `REGISTER_NAMES'.
3495 When the machine description has a specification `%PUNCT' (a `%'
3496 followed by a punctuation character), this macro is called with
3497 a null pointer for X and the punctuation character for CODE.
3499 See mips.c for the MIPS specific codes. */
3501 #define PRINT_OPERAND(FILE, X, CODE) print_operand (FILE, X, CODE)
3503 /* A C expression which evaluates to true if CODE is a valid
3504 punctuation character for use in the `PRINT_OPERAND' macro. If
3505 `PRINT_OPERAND_PUNCT_VALID_P' is not defined, it means that no
3506 punctuation characters (except for the standard one, `%') are
3507 used in this way. */
3509 #define PRINT_OPERAND_PUNCT_VALID_P(CODE) mips_print_operand_punct[CODE]
3511 /* A C compound statement to output to stdio stream STREAM the
3512 assembler syntax for an instruction operand that is a memory
3513 reference whose address is ADDR. ADDR is an RTL expression.
3515 On some machines, the syntax for a symbolic address depends on
3516 the section that the address refers to. On these machines,
3517 define the macro `ENCODE_SECTION_INFO' to store the information
3518 into the `symbol_ref', and then check for it here. */
3520 #define PRINT_OPERAND_ADDRESS(FILE, ADDR) print_operand_address (FILE, ADDR)
3523 /* A C statement, to be executed after all slot-filler instructions
3524 have been output. If necessary, call `dbr_sequence_length' to
3525 determine the number of slots filled in a sequence (zero if not
3526 currently outputting a sequence), to decide how many no-ops to
3527 output, or whatever.
3529 Don't define this macro if it has nothing to do, but it is
3530 helpful in reading assembly output if the extent of the delay
3531 sequence is made explicit (e.g. with white space).
3533 Note that output routines for instructions with delay slots must
3534 be prepared to deal with not being output as part of a sequence
3535 (i.e. when the scheduling pass is not run, or when no slot
3536 fillers could be found.) The variable `final_sequence' is null
3537 when not processing a sequence, otherwise it contains the
3538 `sequence' rtx being output. */
3540 #define DBR_OUTPUT_SEQEND(STREAM) \
3543 if (set_nomacro > 0 && --set_nomacro == 0) \
3544 fputs ("\t.set\tmacro\n", STREAM); \
3546 if (set_noreorder > 0 && --set_noreorder == 0) \
3547 fputs ("\t.set\treorder\n", STREAM); \
3549 dslots_jump_filled++; \
3550 fputs ("\n", STREAM); \
3555 /* How to tell the debugger about changes of source files. Note, the
3556 mips ECOFF format cannot deal with changes of files inside of
3557 functions, which means the output of parser generators like bison
3558 is generally not debuggable without using the -l switch. Lose,
3559 lose, lose. Silicon graphics seems to want all .file's hardwired
3562 #ifndef SET_FILE_NUMBER
3563 #define SET_FILE_NUMBER() ++num_source_filenames
3566 #define ASM_OUTPUT_SOURCE_FILENAME(STREAM, NAME) \
3567 mips_output_filename (STREAM, NAME)
3569 /* This is defined so that it can be overridden in iris6.h. */
3570 #define ASM_OUTPUT_FILENAME(STREAM, NUM_SOURCE_FILENAMES, NAME) \
3573 fprintf (STREAM, "\t.file\t%d ", NUM_SOURCE_FILENAMES); \
3574 output_quoted_string (STREAM, NAME); \
3575 fputs ("\n", STREAM); \
3579 /* This is how to output a note the debugger telling it the line number
3580 to which the following sequence of instructions corresponds.
3581 Silicon graphics puts a label after each .loc. */
3583 #ifndef LABEL_AFTER_LOC
3584 #define LABEL_AFTER_LOC(STREAM)
3587 #define ASM_OUTPUT_SOURCE_LINE(STREAM, LINE) \
3588 mips_output_lineno (STREAM, LINE)
3590 /* The MIPS implementation uses some labels for it's own purpose. The
3591 following lists what labels are created, and are all formed by the
3592 pattern $L[a-z].*. The machine independent portion of GCC creates
3593 labels matching: $L[A-Z][0-9]+ and $L[0-9]+.
3595 LM[0-9]+ Silicon Graphics/ECOFF stabs label before each stmt.
3596 $Lb[0-9]+ Begin blocks for MIPS debug support
3597 $Lc[0-9]+ Label for use in s<xx> operation.
3598 $Le[0-9]+ End blocks for MIPS debug support
3599 $Lp\..+ Half-pic labels. */
3601 /* This is how to output the definition of a user-level label named NAME,
3602 such as the label on a static function or variable NAME.
3604 If we are optimizing the gp, remember that this label has been put
3605 out, so we know not to emit an .extern for it in mips_asm_file_end.
3606 We use one of the common bits in the IDENTIFIER tree node for this,
3607 since those bits seem to be unused, and we don't have any method
3608 of getting the decl nodes from the name. */
3610 #define ASM_OUTPUT_LABEL(STREAM,NAME) \
3612 assemble_name (STREAM, NAME); \
3613 fputs (":\n", STREAM); \
3617 /* A C statement (sans semicolon) to output to the stdio stream
3618 STREAM any text necessary for declaring the name NAME of an
3619 initialized variable which is being defined. This macro must
3620 output the label definition (perhaps using `ASM_OUTPUT_LABEL').
3621 The argument DECL is the `VAR_DECL' tree node representing the
3624 If this macro is not defined, then the variable name is defined
3625 in the usual manner as a label (by means of `ASM_OUTPUT_LABEL'). */
3627 #define ASM_DECLARE_OBJECT_NAME(STREAM, NAME, DECL) \
3630 mips_declare_object (STREAM, NAME, "", ":\n", 0); \
3631 HALF_PIC_DECLARE (NAME); \
3636 /* This is how to output a command to make the user-level label named NAME
3637 defined for reference from other files. */
3639 #define ASM_GLOBALIZE_LABEL(STREAM,NAME) \
3641 fputs ("\t.globl\t", STREAM); \
3642 assemble_name (STREAM, NAME); \
3643 fputs ("\n", STREAM); \
3646 /* This says how to define a global common symbol. */
3648 #define ASM_OUTPUT_COMMON(STREAM, NAME, SIZE, ROUNDED) \
3649 mips_declare_object (STREAM, NAME, "\n\t.comm\t", ",%u\n", (SIZE))
3651 /* This says how to define a local common symbol (ie, not visible to
3654 #define ASM_OUTPUT_LOCAL(STREAM, NAME, SIZE, ROUNDED) \
3655 mips_declare_object (STREAM, NAME, "\n\t.lcomm\t", ",%u\n", (SIZE))
3658 /* This says how to output an external. It would be possible not to
3659 output anything and let undefined symbol become external. However
3660 the assembler uses length information on externals to allocate in
3661 data/sdata bss/sbss, thereby saving exec time. */
3663 #define ASM_OUTPUT_EXTERNAL(STREAM,DECL,NAME) \
3664 mips_output_external(STREAM,DECL,NAME)
3666 /* This says what to print at the end of the assembly file */
3667 #define ASM_FILE_END(STREAM) mips_asm_file_end(STREAM)
3670 /* This is how to declare a function name. The actual work of
3671 emitting the label is moved to function_prologue, so that we can
3672 get the line number correctly emitted before the .ent directive,
3673 and after any .file directives.
3675 Also, switch files if we are optimizing the global pointer. */
3677 #define ASM_DECLARE_FUNCTION_NAME(STREAM,NAME,DECL) \
3679 extern FILE *asm_out_text_file; \
3680 if (TARGET_GP_OPT) \
3682 STREAM = asm_out_text_file; \
3683 /* ??? text_section gets called too soon. If the previous \
3684 function is in a special section and we're not, we have \
3685 to switch back to the text section. We can't call \
3686 text_section again as gcc thinks we're already there. */ \
3687 /* ??? See varasm.c. There are other things that get output \
3688 too early, like alignment (before we've switched STREAM). */ \
3689 if (DECL_SECTION_NAME (DECL) == NULL_TREE) \
3690 fprintf (STREAM, "%s\n", TEXT_SECTION_ASM_OP); \
3693 HALF_PIC_DECLARE (NAME); \
3696 /* This is how to output an internal numbered label where
3697 PREFIX is the class of label and NUM is the number within the class. */
3699 #define ASM_OUTPUT_INTERNAL_LABEL(STREAM,PREFIX,NUM) \
3700 fprintf (STREAM, "%s%s%d:\n", LOCAL_LABEL_PREFIX, PREFIX, NUM)
3702 /* This is how to store into the string LABEL
3703 the symbol_ref name of an internal numbered label where
3704 PREFIX is the class of label and NUM is the number within the class.
3705 This is suitable for output with `assemble_name'. */
3707 #define ASM_GENERATE_INTERNAL_LABEL(LABEL,PREFIX,NUM) \
3708 sprintf (LABEL, "*%s%s%d", LOCAL_LABEL_PREFIX, PREFIX, NUM)
3710 /* This is how to output an assembler line defining a `double' constant. */
3712 #define ASM_OUTPUT_DOUBLE(STREAM,VALUE) \
3713 mips_output_double (STREAM, VALUE)
3716 /* This is how to output an assembler line defining a `float' constant. */
3718 #define ASM_OUTPUT_FLOAT(STREAM,VALUE) \
3719 mips_output_float (STREAM, VALUE)
3722 /* This is how to output an assembler line defining an `int' constant. */
3724 #define ASM_OUTPUT_INT(STREAM,VALUE) \
3726 fprintf (STREAM, "\t.word\t"); \
3727 output_addr_const (STREAM, (VALUE)); \
3728 fprintf (STREAM, "\n"); \
3731 /* Likewise for 64 bit, `char' and `short' constants. */
3733 #define ASM_OUTPUT_DOUBLE_INT(STREAM,VALUE) \
3737 fprintf (STREAM, "\t.dword\t"); \
3738 if (HOST_BITS_PER_WIDE_INT < 64 || GET_CODE (VALUE) != CONST_INT) \
3739 /* We can't use 'X' for negative numbers, because then we won't \
3740 get the right value for the upper 32 bits. */ \
3741 output_addr_const (STREAM, VALUE); \
3743 /* We must use 'X', because otherwise LONG_MIN will print as \
3744 a number that the Irix 6 assembler won't accept. */ \
3745 print_operand (STREAM, VALUE, 'X'); \
3746 fprintf (STREAM, "\n"); \
3750 assemble_integer (operand_subword ((VALUE), 0, 0, DImode), \
3751 UNITS_PER_WORD, 1); \
3752 assemble_integer (operand_subword ((VALUE), 1, 0, DImode), \
3753 UNITS_PER_WORD, 1); \
3757 #define ASM_OUTPUT_SHORT(STREAM,VALUE) \
3759 fprintf (STREAM, "\t.half\t"); \
3760 output_addr_const (STREAM, (VALUE)); \
3761 fprintf (STREAM, "\n"); \
3764 #define ASM_OUTPUT_CHAR(STREAM,VALUE) \
3766 fprintf (STREAM, "\t.byte\t"); \
3767 output_addr_const (STREAM, (VALUE)); \
3768 fprintf (STREAM, "\n"); \
3771 /* This is how to output an assembler line for a numeric constant byte. */
3773 #define ASM_OUTPUT_BYTE(STREAM,VALUE) \
3774 fprintf (STREAM, "\t.byte\t0x%x\n", (VALUE))
3776 /* This is how to output an element of a case-vector that is absolute. */
3778 #define ASM_OUTPUT_ADDR_VEC_ELT(STREAM, VALUE) \
3779 fprintf (STREAM, "\t%s\t%sL%d\n", \
3780 TARGET_LONG64 ? ".dword" : ".word", \
3781 LOCAL_LABEL_PREFIX, \
3784 /* This is how to output an element of a case-vector that is relative.
3785 This is used for pc-relative code (e.g. when TARGET_ABICALLS or
3786 TARGET_EMBEDDED_PIC). */
3788 #define ASM_OUTPUT_ADDR_DIFF_ELT(STREAM, VALUE, REL) \
3790 if (TARGET_EMBEDDED_PIC) \
3791 fprintf (STREAM, "\t%s\t%sL%d-%sLS%d\n", \
3792 TARGET_LONG64 ? ".dword" : ".word", \
3793 LOCAL_LABEL_PREFIX, VALUE, LOCAL_LABEL_PREFIX, REL); \
3794 else if (mips_abi == ABI_32) \
3795 fprintf (STREAM, "\t%s\t%sL%d\n", \
3796 TARGET_LONG64 ? ".gpdword" : ".gpword", \
3797 LOCAL_LABEL_PREFIX, VALUE); \
3799 fprintf (STREAM, "\t%s\t%sL%d\n", \
3800 TARGET_LONG64 ? ".dword" : ".word", \
3801 LOCAL_LABEL_PREFIX, VALUE); \
3804 /* When generating embedded PIC code we want to put the jump table in
3805 the .text section. In all other cases, we want to put the jump
3806 table in the .rdata section. Unfortunately, we can't use
3807 JUMP_TABLES_IN_TEXT_SECTION, because it is not conditional.
3808 Instead, we use ASM_OUTPUT_CASE_LABEL to switch back to the .text
3809 section if appropriate. */
3810 #define ASM_OUTPUT_CASE_LABEL(FILE, PREFIX, NUM, INSN) \
3812 if (TARGET_EMBEDDED_PIC) \
3814 ASM_OUTPUT_INTERNAL_LABEL (FILE, PREFIX, NUM); \
3817 /* This is how to output an assembler line
3818 that says to advance the location counter
3819 to a multiple of 2**LOG bytes. */
3821 #define ASM_OUTPUT_ALIGN(STREAM,LOG) \
3823 int mask = (1 << (LOG)) - 1; \
3824 fprintf (STREAM, "\t.align\t%d\n", (LOG)); \
3827 /* This is how to output an assembler line to to advance the location
3828 counter by SIZE bytes. */
3830 #define ASM_OUTPUT_SKIP(STREAM,SIZE) \
3831 fprintf (STREAM, "\t.space\t%u\n", (SIZE))
3833 /* This is how to output a string. */
3834 #define ASM_OUTPUT_ASCII(STREAM, STRING, LEN) \
3836 register int i, c, len = (LEN), cur_pos = 17; \
3837 register unsigned char *string = (unsigned char *)(STRING); \
3838 fprintf ((STREAM), "\t.ascii\t\""); \
3839 for (i = 0; i < len; i++) \
3841 register int c = string[i]; \
3847 putc ('\\', (STREAM)); \
3848 putc (c, (STREAM)); \
3852 case TARGET_NEWLINE: \
3853 fputs ("\\n", (STREAM)); \
3855 && (((c = string[i+1]) >= '\040' && c <= '~') \
3856 || c == TARGET_TAB)) \
3857 cur_pos = 32767; /* break right here */ \
3863 fputs ("\\t", (STREAM)); \
3868 fputs ("\\f", (STREAM)); \
3873 fputs ("\\b", (STREAM)); \
3878 fputs ("\\r", (STREAM)); \
3883 if (c >= ' ' && c < 0177) \
3885 putc (c, (STREAM)); \
3890 fprintf ((STREAM), "\\%03o", c); \
3895 if (cur_pos > 72 && i+1 < len) \
3898 fprintf ((STREAM), "\"\n\t.ascii\t\""); \
3901 fprintf ((STREAM), "\"\n"); \
3904 /* Handle certain cpp directives used in header files on sysV. */
3905 #define SCCS_DIRECTIVE
3907 /* Output #ident as a in the read-only data section. */
3908 #define ASM_OUTPUT_IDENT(FILE, STRING) \
3911 int size = strlen (p) + 1; \
3913 assemble_string (p, size); \
3916 /* Default to -G 8 */
3917 #ifndef MIPS_DEFAULT_GVALUE
3918 #define MIPS_DEFAULT_GVALUE 8
3921 /* Define the strings to put out for each section in the object file. */
3922 #define TEXT_SECTION_ASM_OP "\t.text" /* instructions */
3923 #define DATA_SECTION_ASM_OP "\t.data" /* large data */
3924 #define SDATA_SECTION_ASM_OP "\t.sdata" /* small data */
3925 #define RDATA_SECTION_ASM_OP "\t.rdata" /* read-only data */
3926 #define READONLY_DATA_SECTION rdata_section
3927 #define SMALL_DATA_SECTION sdata_section
3929 /* What other sections we support other than the normal .data/.text. */
3931 #define EXTRA_SECTIONS in_sdata, in_rdata
3933 /* Define the additional functions to select our additional sections. */
3935 /* on the MIPS it is not a good idea to put constants in the text
3936 section, since this defeats the sdata/data mechanism. This is
3937 especially true when -O is used. In this case an effort is made to
3938 address with faster (gp) register relative addressing, which can
3939 only get at sdata and sbss items (there is no stext !!) However,
3940 if the constant is too large for sdata, and it's readonly, it
3941 will go into the .rdata section. */
3943 #define EXTRA_SECTION_FUNCTIONS \
3947 if (in_section != in_sdata) \
3949 fprintf (asm_out_file, "%s\n", SDATA_SECTION_ASM_OP); \
3950 in_section = in_sdata; \
3957 if (in_section != in_rdata) \
3959 fprintf (asm_out_file, "%s\n", RDATA_SECTION_ASM_OP); \
3960 in_section = in_rdata; \
3964 /* Given a decl node or constant node, choose the section to output it in
3965 and select that section. */
3967 #define SELECT_RTX_SECTION(MODE,RTX) mips_select_rtx_section (MODE, RTX)
3969 #define SELECT_SECTION(DECL, RELOC) mips_select_section (DECL, RELOC)
3972 /* Store in OUTPUT a string (made with alloca) containing
3973 an assembler-name for a local static variable named NAME.
3974 LABELNO is an integer which is different for each call. */
3976 #define ASM_FORMAT_PRIVATE_NAME(OUTPUT, NAME, LABELNO) \
3977 ( (OUTPUT) = (char *) alloca (strlen ((NAME)) + 10), \
3978 sprintf ((OUTPUT), "%s.%d", (NAME), (LABELNO)))
3980 #define ASM_OUTPUT_REG_PUSH(STREAM,REGNO) \
3983 fprintf (STREAM, "\t%s\t%s,%s,8\n\t%s\t%s,0(%s)\n", \
3984 TARGET_64BIT ? "dsubu" : "subu", \
3985 reg_names[STACK_POINTER_REGNUM], \
3986 reg_names[STACK_POINTER_REGNUM], \
3987 TARGET_64BIT ? "sd" : "sw", \
3989 reg_names[STACK_POINTER_REGNUM]); \
3993 #define ASM_OUTPUT_REG_POP(STREAM,REGNO) \
3996 if (! set_noreorder) \
3997 fprintf (STREAM, "\t.set\tnoreorder\n"); \
3999 dslots_load_total++; \
4000 dslots_load_filled++; \
4001 fprintf (STREAM, "\t%s\t%s,0(%s)\n\t%s\t%s,%s,8\n", \
4002 TARGET_64BIT ? "ld" : "lw", \
4004 reg_names[STACK_POINTER_REGNUM], \
4005 TARGET_64BIT ? "daddu" : "addu", \
4006 reg_names[STACK_POINTER_REGNUM], \
4007 reg_names[STACK_POINTER_REGNUM]); \
4009 if (! set_noreorder) \
4010 fprintf (STREAM, "\t.set\treorder\n"); \
4014 /* Define the parentheses used to group arithmetic operations
4015 in assembler code. */
4017 #define ASM_OPEN_PAREN "("
4018 #define ASM_CLOSE_PAREN ")"
4020 /* How to start an assembler comment.
4021 The leading space is important (the mips native assembler requires it). */
4022 #ifndef ASM_COMMENT_START
4023 #define ASM_COMMENT_START " #"
4027 /* Macros for mips-tfile.c to encapsulate stabs in ECOFF, and for
4028 and mips-tdump.c to print them out.
4030 These must match the corresponding definitions in gdb/mipsread.c.
4031 Unfortunately, gcc and gdb do not currently share any directories. */
4033 #define CODE_MASK 0x8F300
4034 #define MIPS_IS_STAB(sym) (((sym)->index & 0xFFF00) == CODE_MASK)
4035 #define MIPS_MARK_STAB(code) ((code)+CODE_MASK)
4036 #define MIPS_UNMARK_STAB(code) ((code)-CODE_MASK)
4039 /* Default definitions for size_t and ptrdiff_t. */
4042 #define NO_BUILTIN_SIZE_TYPE
4043 #define SIZE_TYPE (TARGET_LONG64 ? "long unsigned int" : "unsigned int")
4046 #ifndef PTRDIFF_TYPE
4047 #define NO_BUILTIN_PTRDIFF_TYPE
4048 #define PTRDIFF_TYPE (TARGET_LONG64 ? "long int" : "int")
projects / platform / upstream / gcc.git / blob