This commit was generated by cvs2svn to track changes on a CVS vendor
[external/binutils.git] / gas / testsuite / gas / mips / elf-rel5.d
1 #objdump: -dr --prefix-addresses --show-raw-insn
2 #name: MIPS ELF reloc 5
3
4 .*: +file format elf.*mips.*
5
6 Disassembly of section \.text:
7 0+000000 <[^>]*> 3c050000       lui     a1,0x0
8 [       ]*0: R_MIPS_HI16        dg1
9 0+000004 <[^>]*> [26]4a50000    (|d)addiu       a1,a1,0
10 [       ]*4: R_MIPS_LO16        dg1
11 0+000008 <[^>]*> 3c050000       lui     a1,0x0
12 [       ]*8: R_MIPS_HI16        dg1
13 0+00000c <[^>]*> [26]4a5000c    (|d)addiu       a1,a1,12
14 [       ]*c: R_MIPS_LO16        dg1
15 0+000010 <[^>]*> 3c050000       lui     a1,0x0
16 [       ]*10: R_MIPS_HI16       dg1
17 0+000014 <[^>]*> [26]4a50000    (|d)addiu       a1,a1,0
18 [       ]*14: R_MIPS_LO16       dg1
19 0+000018 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
20 0+00001c <[^>]*> 3c050000       lui     a1,0x0
21 [       ]*1c: R_MIPS_HI16       dg1
22 0+000020 <[^>]*> [26]4a5000c    (|d)addiu       a1,a1,12
23 [       ]*20: R_MIPS_LO16       dg1
24 0+000024 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
25 0+000028 <[^>]*> 3c050000       lui     a1,0x0
26 [       ]*28: R_MIPS_HI16       dg1
27 0+00002c <[^>]*> 8ca50000       lw      a1,0\(a1\)
28 [       ]*2c: R_MIPS_LO16       dg1
29 0+000030 <[^>]*> 3c050000       lui     a1,0x0
30 [       ]*30: R_MIPS_HI16       dg1
31 0+000034 <[^>]*> 8ca5000c       lw      a1,12\(a1\)
32 [       ]*34: R_MIPS_LO16       dg1
33 0+000038 <[^>]*> 3c050000       lui     a1,0x0
34 [       ]*38: R_MIPS_HI16       dg1
35 0+00003c <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
36 0+000040 <[^>]*> 8ca50000       lw      a1,0\(a1\)
37 [       ]*40: R_MIPS_LO16       dg1
38 0+000044 <[^>]*> 3c050000       lui     a1,0x0
39 [       ]*44: R_MIPS_HI16       dg1
40 0+000048 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
41 0+00004c <[^>]*> 8ca5000c       lw      a1,12\(a1\)
42 [       ]*4c: R_MIPS_LO16       dg1
43 0+000050 <[^>]*> 3c050000       lui     a1,0x0
44 [       ]*50: R_MIPS_HI16       \.data
45 0+000054 <[^>]*> [26]4a5003c    (|d)addiu       a1,a1,60
46 [       ]*54: R_MIPS_LO16       \.data
47 0+000058 <[^>]*> 3c050000       lui     a1,0x0
48 [       ]*58: R_MIPS_HI16       \.data
49 0+00005c <[^>]*> [26]4a50048    (|d)addiu       a1,a1,72
50 [       ]*5c: R_MIPS_LO16       \.data
51 0+000060 <[^>]*> 3c050000       lui     a1,0x0
52 [       ]*60: R_MIPS_HI16       \.data
53 0+000064 <[^>]*> [26]4a5003c    (|d)addiu       a1,a1,60
54 [       ]*64: R_MIPS_LO16       \.data
55 0+000068 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
56 0+00006c <[^>]*> 3c050000       lui     a1,0x0
57 [       ]*6c: R_MIPS_HI16       \.data
58 0+000070 <[^>]*> [26]4a50048    (|d)addiu       a1,a1,72
59 [       ]*70: R_MIPS_LO16       \.data
60 0+000074 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
61 0+000078 <[^>]*> 3c050000       lui     a1,0x0
62 [       ]*78: R_MIPS_HI16       \.data
63 0+00007c <[^>]*> 8ca5003c       lw      a1,60\(a1\)
64 [       ]*7c: R_MIPS_LO16       \.data
65 0+000080 <[^>]*> 3c050000       lui     a1,0x0
66 [       ]*80: R_MIPS_HI16       \.data
67 0+000084 <[^>]*> 8ca50048       lw      a1,72\(a1\)
68 [       ]*84: R_MIPS_LO16       \.data
69 0+000088 <[^>]*> 3c050000       lui     a1,0x0
70 [       ]*88: R_MIPS_HI16       \.data
71 0+00008c <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
72 0+000090 <[^>]*> 8ca5003c       lw      a1,60\(a1\)
73 [       ]*90: R_MIPS_LO16       \.data
74 0+000094 <[^>]*> 3c050000       lui     a1,0x0
75 [       ]*94: R_MIPS_HI16       \.data
76 0+000098 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
77 0+00009c <[^>]*> 8ca50048       lw      a1,72\(a1\)
78 [       ]*9c: R_MIPS_LO16       \.data
79 0+0000a0 <[^>]*> 3c050000       lui     a1,0x0
80 [       ]*a0: R_MIPS_HI16       dg2
81 0+0000a4 <[^>]*> [26]4a50000    (|d)addiu       a1,a1,0
82 [       ]*a4: R_MIPS_LO16       dg2
83 0+0000a8 <[^>]*> 3c050000       lui     a1,0x0
84 [       ]*a8: R_MIPS_HI16       dg2
85 0+0000ac <[^>]*> [26]4a5000c    (|d)addiu       a1,a1,12
86 [       ]*ac: R_MIPS_LO16       dg2
87 0+0000b0 <[^>]*> 3c050000       lui     a1,0x0
88 [       ]*b0: R_MIPS_HI16       dg2
89 0+0000b4 <[^>]*> [26]4a50000    (|d)addiu       a1,a1,0
90 [       ]*b4: R_MIPS_LO16       dg2
91 0+0000b8 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
92 0+0000bc <[^>]*> 3c050000       lui     a1,0x0
93 [       ]*bc: R_MIPS_HI16       dg2
94 0+0000c0 <[^>]*> [26]4a5000c    (|d)addiu       a1,a1,12
95 [       ]*c0: R_MIPS_LO16       dg2
96 0+0000c4 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
97 0+0000c8 <[^>]*> 3c050000       lui     a1,0x0
98 [       ]*c8: R_MIPS_HI16       dg2
99 0+0000cc <[^>]*> 8ca50000       lw      a1,0\(a1\)
100 [       ]*cc: R_MIPS_LO16       dg2
101 0+0000d0 <[^>]*> 3c050000       lui     a1,0x0
102 [       ]*d0: R_MIPS_HI16       dg2
103 0+0000d4 <[^>]*> 8ca5000c       lw      a1,12\(a1\)
104 [       ]*d4: R_MIPS_LO16       dg2
105 0+0000d8 <[^>]*> 3c050000       lui     a1,0x0
106 [       ]*d8: R_MIPS_HI16       dg2
107 0+0000dc <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
108 0+0000e0 <[^>]*> 8ca50000       lw      a1,0\(a1\)
109 [       ]*e0: R_MIPS_LO16       dg2
110 0+0000e4 <[^>]*> 3c050000       lui     a1,0x0
111 [       ]*e4: R_MIPS_HI16       dg2
112 0+0000e8 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
113 0+0000ec <[^>]*> 8ca5000c       lw      a1,12\(a1\)
114 [       ]*ec: R_MIPS_LO16       dg2
115 0+0000f0 <[^>]*> 3c050000       lui     a1,0x0
116 [       ]*f0: R_MIPS_HI16       \.data
117 0+0000f4 <[^>]*> [26]4a500b4    (|d)addiu       a1,a1,180
118 [       ]*f4: R_MIPS_LO16       \.data
119 0+0000f8 <[^>]*> 3c050000       lui     a1,0x0
120 [       ]*f8: R_MIPS_HI16       \.data
121 0+0000fc <[^>]*> [26]4a500c0    (|d)addiu       a1,a1,192
122 [       ]*fc: R_MIPS_LO16       \.data
123 0+000100 <[^>]*> 3c050000       lui     a1,0x0
124 [       ]*100: R_MIPS_HI16      \.data
125 0+000104 <[^>]*> [26]4a500b4    (|d)addiu       a1,a1,180
126 [       ]*104: R_MIPS_LO16      \.data
127 0+000108 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
128 0+00010c <[^>]*> 3c050000       lui     a1,0x0
129 [       ]*10c: R_MIPS_HI16      \.data
130 0+000110 <[^>]*> [26]4a500c0    (|d)addiu       a1,a1,192
131 [       ]*110: R_MIPS_LO16      \.data
132 0+000114 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
133 0+000118 <[^>]*> 3c050000       lui     a1,0x0
134 [       ]*118: R_MIPS_HI16      \.data
135 0+00011c <[^>]*> 8ca500b4       lw      a1,180\(a1\)
136 [       ]*11c: R_MIPS_LO16      \.data
137 0+000120 <[^>]*> 3c050000       lui     a1,0x0
138 [       ]*120: R_MIPS_HI16      \.data
139 0+000124 <[^>]*> 8ca500c0       lw      a1,192\(a1\)
140 [       ]*124: R_MIPS_LO16      \.data
141 0+000128 <[^>]*> 3c050000       lui     a1,0x0
142 [       ]*128: R_MIPS_HI16      \.data
143 0+00012c <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
144 0+000130 <[^>]*> 8ca500b4       lw      a1,180\(a1\)
145 [       ]*130: R_MIPS_LO16      \.data
146 0+000134 <[^>]*> 3c050000       lui     a1,0x0
147 [       ]*134: R_MIPS_HI16      \.data
148 0+000138 <[^>]*> 00b1282[1d]    (|d)addu        a1,a1,s1
149 0+00013c <[^>]*> 8ca500c0       lw      a1,192\(a1\)
150 [       ]*13c: R_MIPS_LO16      \.data
151         \.\.\.