Upload Tizen:Base source
[external/binutils.git] / gas / testsuite / gas / i386 / x86-64-fxsave-intel.d
1 #objdump: -dwMintel
2 #name: x86-64 fxsave/fxrstor insns (Intel disassembly)
3 #source: x86-64-fxsave.s
4
5 .*: +file format .*
6
7
8 Disassembly of section .text:
9
10 0+ <foo>:
11 [       ]*[a-f0-9]+:    0f ae 00                fxsave \[rax\]
12 [       ]*[a-f0-9]+:    41 0f ae 00             fxsave \[r8\]
13 [       ]*[a-f0-9]+:    41 0f ae 04 00          fxsave \[r8\+rax\*1\]
14 [       ]*[a-f0-9]+:    42 0f ae 04 00          fxsave \[rax\+r8\*1\]
15 [       ]*[a-f0-9]+:    43 0f ae 04 38          fxsave \[r8\+r15\*1\]
16 [       ]*[a-f0-9]+:    48 0f ae 00             fxsave64 \[rax\]
17 [       ]*[a-f0-9]+:    49 0f ae 00             fxsave64 \[r8\]
18 [       ]*[a-f0-9]+:    49 0f ae 04 00          fxsave64 \[r8\+rax\*1\]
19 [       ]*[a-f0-9]+:    4a 0f ae 04 00          fxsave64 \[rax\+r8\*1\]
20 [       ]*[a-f0-9]+:    0f ae 08                fxrstor \[rax\]
21 [       ]*[a-f0-9]+:    41 0f ae 08             fxrstor \[r8\]
22 [       ]*[a-f0-9]+:    41 0f ae 0c 00          fxrstor \[r8\+rax\*1\]
23 [       ]*[a-f0-9]+:    42 0f ae 0c 00          fxrstor \[rax\+r8\*1\]
24 [       ]*[a-f0-9]+:    43 0f ae 0c 38          fxrstor \[r8\+r15\*1\]
25 [       ]*[a-f0-9]+:    48 0f ae 08             fxrstor64 \[rax\]
26 [       ]*[a-f0-9]+:    49 0f ae 08             fxrstor64 \[r8\]
27 [       ]*[a-f0-9]+:    49 0f ae 0c 00          fxrstor64 \[r8\+rax\*1\]
28 [       ]*[a-f0-9]+:    4a 0f ae 0c 00          fxrstor64 \[rax\+r8\*1\]
29 [       ]*[a-f0-9]+:    4b 0f ae 0c 38          fxrstor64 \[r8\+r15\*1\]
30 [       ]*[a-f0-9]+:    0f ae 00                fxsave \[rax\]
31 [       ]*[a-f0-9]+:    41 0f ae 00             fxsave \[r8\]
32 [       ]*[a-f0-9]+:    41 0f ae 04 00          fxsave \[r8\+rax\*1\]
33 [       ]*[a-f0-9]+:    42 0f ae 04 00          fxsave \[rax\+r8\*1\]
34 [       ]*[a-f0-9]+:    43 0f ae 04 38          fxsave \[r8\+r15\*1\]
35 [       ]*[a-f0-9]+:    48 0f ae 00             fxsave64 \[rax\]
36 [       ]*[a-f0-9]+:    49 0f ae 00             fxsave64 \[r8\]
37 [       ]*[a-f0-9]+:    49 0f ae 04 00          fxsave64 \[r8\+rax\*1\]
38 [       ]*[a-f0-9]+:    4a 0f ae 04 00          fxsave64 \[rax\+r8\*1\]
39 [       ]*[a-f0-9]+:    0f ae 08                fxrstor \[rax\]
40 [       ]*[a-f0-9]+:    41 0f ae 08             fxrstor \[r8\]
41 [       ]*[a-f0-9]+:    41 0f ae 0c 00          fxrstor \[r8\+rax\*1\]
42 [       ]*[a-f0-9]+:    42 0f ae 0c 00          fxrstor \[rax\+r8\*1\]
43 [       ]*[a-f0-9]+:    43 0f ae 0c 38          fxrstor \[r8\+r15\*1\]
44 [       ]*[a-f0-9]+:    48 0f ae 08             fxrstor64 \[rax\]
45 [       ]*[a-f0-9]+:    49 0f ae 08             fxrstor64 \[r8\]
46 [       ]*[a-f0-9]+:    49 0f ae 0c 00          fxrstor64 \[r8\+rax\*1\]
47 [       ]*[a-f0-9]+:    4a 0f ae 0c 00          fxrstor64 \[rax\+r8\*1\]
48 [       ]*[a-f0-9]+:    4b 0f ae 0c 38          fxrstor64 \[r8\+r15\*1\]
49 #pass