1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * SPI host driver using generic bitbanged GPIO
5 * Copyright (C) 2006,2008 David Brownell
6 * Copyright (C) 2017 Linus Walleij
8 #include <linux/kernel.h>
9 #include <linux/module.h>
10 #include <linux/platform_device.h>
11 #include <linux/gpio/consumer.h>
14 #include <linux/spi/spi.h>
15 #include <linux/spi/spi_bitbang.h>
16 #include <linux/spi/spi_gpio.h>
20 * This bitbanging SPI host driver should help make systems usable
21 * when a native hardware SPI engine is not available, perhaps because
22 * its driver isn't yet working or because the I/O pins it requires
23 * are used for other purposes.
25 * platform_device->driver_data ... points to spi_gpio
27 * spi->controller_state ... reserved for bitbang framework code
29 * spi->controller->dev.driver_data ... points to spi_gpio->bitbang
33 struct spi_bitbang bitbang;
34 struct gpio_desc *sck;
35 struct gpio_desc *miso;
36 struct gpio_desc *mosi;
37 struct gpio_desc **cs_gpios;
40 /*----------------------------------------------------------------------*/
43 * Because the overhead of going through four GPIO procedure calls
44 * per transferred bit can make performance a problem, this code
45 * is set up so that you can use it in either of two ways:
47 * - The slow generic way: set up platform_data to hold the GPIO
48 * numbers used for MISO/MOSI/SCK, and issue procedure calls for
49 * each of them. This driver can handle several such busses.
51 * - The quicker inlined way: only helps with platform GPIO code
52 * that inlines operations for constant GPIOs. This can give
53 * you tight (fast!) inner loops, but each such bus needs a
54 * new driver. You'll define a new C file, with Makefile and
55 * Kconfig support; the C code can be a total of six lines:
57 * #define DRIVER_NAME "myboard_spi2"
58 * #define SPI_MISO_GPIO 119
59 * #define SPI_MOSI_GPIO 120
60 * #define SPI_SCK_GPIO 121
61 * #define SPI_N_CHIPSEL 4
62 * #include "spi-gpio.c"
66 #define DRIVER_NAME "spi_gpio"
68 #define GENERIC_BITBANG /* vs tight inlines */
72 /*----------------------------------------------------------------------*/
74 static inline struct spi_gpio *__pure
75 spi_to_spi_gpio(const struct spi_device *spi)
77 const struct spi_bitbang *bang;
78 struct spi_gpio *spi_gpio;
80 bang = spi_controller_get_devdata(spi->controller);
81 spi_gpio = container_of(bang, struct spi_gpio, bitbang);
85 /* These helpers are in turn called by the bitbang inlines */
86 static inline void setsck(const struct spi_device *spi, int is_on)
88 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
90 gpiod_set_value_cansleep(spi_gpio->sck, is_on);
93 static inline void setmosi(const struct spi_device *spi, int is_on)
95 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
97 gpiod_set_value_cansleep(spi_gpio->mosi, is_on);
100 static inline int getmiso(const struct spi_device *spi)
102 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
104 if (spi->mode & SPI_3WIRE)
105 return !!gpiod_get_value_cansleep(spi_gpio->mosi);
107 return !!gpiod_get_value_cansleep(spi_gpio->miso);
111 * NOTE: this clocks "as fast as we can". It "should" be a function of the
112 * requested device clock. Software overhead means we usually have trouble
113 * reaching even one Mbit/sec (except when we can inline bitops), so for now
114 * we'll just assume we never need additional per-bit slowdowns.
116 #define spidelay(nsecs) do {} while (0)
118 #include "spi-bitbang-txrx.h"
121 * These functions can leverage inline expansion of GPIO calls to shrink
122 * costs for a txrx bit, often by factors of around ten (by instruction
123 * count). That is particularly visible for larger word sizes, but helps
124 * even with default 8-bit words.
126 * REVISIT overheads calling these functions for each word also have
127 * significant performance costs. Having txrx_bufs() calls that inline
128 * the txrx_word() logic would help performance, e.g. on larger blocks
129 * used with flash storage or MMC/SD. There should also be ways to make
130 * GCC be less stupid about reloading registers inside the I/O loops,
131 * even without inlined GPIO calls; __attribute__((hot)) on GCC 4.3?
134 static u32 spi_gpio_txrx_word_mode0(struct spi_device *spi,
135 unsigned nsecs, u32 word, u8 bits, unsigned flags)
137 if (unlikely(spi->mode & SPI_LSB_FIRST))
138 return bitbang_txrx_le_cpha0(spi, nsecs, 0, flags, word, bits);
140 return bitbang_txrx_be_cpha0(spi, nsecs, 0, flags, word, bits);
143 static u32 spi_gpio_txrx_word_mode1(struct spi_device *spi,
144 unsigned nsecs, u32 word, u8 bits, unsigned flags)
146 if (unlikely(spi->mode & SPI_LSB_FIRST))
147 return bitbang_txrx_le_cpha1(spi, nsecs, 0, flags, word, bits);
149 return bitbang_txrx_be_cpha1(spi, nsecs, 0, flags, word, bits);
152 static u32 spi_gpio_txrx_word_mode2(struct spi_device *spi,
153 unsigned nsecs, u32 word, u8 bits, unsigned flags)
155 if (unlikely(spi->mode & SPI_LSB_FIRST))
156 return bitbang_txrx_le_cpha0(spi, nsecs, 1, flags, word, bits);
158 return bitbang_txrx_be_cpha0(spi, nsecs, 1, flags, word, bits);
161 static u32 spi_gpio_txrx_word_mode3(struct spi_device *spi,
162 unsigned nsecs, u32 word, u8 bits, unsigned flags)
164 if (unlikely(spi->mode & SPI_LSB_FIRST))
165 return bitbang_txrx_le_cpha1(spi, nsecs, 1, flags, word, bits);
167 return bitbang_txrx_be_cpha1(spi, nsecs, 1, flags, word, bits);
171 * These functions do not call setmosi or getmiso if respective flag
172 * (SPI_CONTROLLER_NO_RX or SPI_CONTROLLER_NO_TX) is set, so they are safe to
173 * call when such pin is not present or defined in the controller.
174 * A separate set of callbacks is defined to get highest possible
175 * speed in the generic case (when both MISO and MOSI lines are
176 * available), as optimiser will remove the checks when argument is
180 static u32 spi_gpio_spec_txrx_word_mode0(struct spi_device *spi,
181 unsigned nsecs, u32 word, u8 bits, unsigned flags)
183 flags = spi->controller->flags;
184 if (unlikely(spi->mode & SPI_LSB_FIRST))
185 return bitbang_txrx_le_cpha0(spi, nsecs, 0, flags, word, bits);
187 return bitbang_txrx_be_cpha0(spi, nsecs, 0, flags, word, bits);
190 static u32 spi_gpio_spec_txrx_word_mode1(struct spi_device *spi,
191 unsigned nsecs, u32 word, u8 bits, unsigned flags)
193 flags = spi->controller->flags;
194 if (unlikely(spi->mode & SPI_LSB_FIRST))
195 return bitbang_txrx_le_cpha1(spi, nsecs, 0, flags, word, bits);
197 return bitbang_txrx_be_cpha1(spi, nsecs, 0, flags, word, bits);
200 static u32 spi_gpio_spec_txrx_word_mode2(struct spi_device *spi,
201 unsigned nsecs, u32 word, u8 bits, unsigned flags)
203 flags = spi->controller->flags;
204 if (unlikely(spi->mode & SPI_LSB_FIRST))
205 return bitbang_txrx_le_cpha0(spi, nsecs, 1, flags, word, bits);
207 return bitbang_txrx_be_cpha0(spi, nsecs, 1, flags, word, bits);
210 static u32 spi_gpio_spec_txrx_word_mode3(struct spi_device *spi,
211 unsigned nsecs, u32 word, u8 bits, unsigned flags)
213 flags = spi->controller->flags;
214 if (unlikely(spi->mode & SPI_LSB_FIRST))
215 return bitbang_txrx_le_cpha1(spi, nsecs, 1, flags, word, bits);
217 return bitbang_txrx_be_cpha1(spi, nsecs, 1, flags, word, bits);
220 /*----------------------------------------------------------------------*/
222 static void spi_gpio_chipselect(struct spi_device *spi, int is_active)
224 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
226 /* set initial clock line level */
228 gpiod_set_value_cansleep(spi_gpio->sck, spi->mode & SPI_CPOL);
230 /* Drive chip select line, if we have one */
231 if (spi_gpio->cs_gpios) {
232 struct gpio_desc *cs = spi_gpio->cs_gpios[spi_get_chipselect(spi, 0)];
234 /* SPI chip selects are normally active-low */
235 gpiod_set_value_cansleep(cs, (spi->mode & SPI_CS_HIGH) ? is_active : !is_active);
239 static int spi_gpio_setup(struct spi_device *spi)
241 struct gpio_desc *cs;
243 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
246 * The CS GPIOs have already been
247 * initialized from the descriptor lookup.
249 if (spi_gpio->cs_gpios) {
250 cs = spi_gpio->cs_gpios[spi_get_chipselect(spi, 0)];
251 if (!spi->controller_state && cs)
252 status = gpiod_direction_output(cs,
253 !(spi->mode & SPI_CS_HIGH));
257 status = spi_bitbang_setup(spi);
262 static int spi_gpio_set_direction(struct spi_device *spi, bool output)
264 struct spi_gpio *spi_gpio = spi_to_spi_gpio(spi);
268 return gpiod_direction_output(spi_gpio->mosi, 1);
271 * Only change MOSI to an input if using 3WIRE mode.
272 * Otherwise, MOSI could be left floating if there is
273 * no pull resistor connected to the I/O pin, or could
274 * be left logic high if there is a pull-up. Transmitting
275 * logic high when only clocking MISO data in can put some
276 * SPI devices in to a bad state.
278 if (spi->mode & SPI_3WIRE) {
279 ret = gpiod_direction_input(spi_gpio->mosi);
284 * Send a turnaround high impedance cycle when switching
285 * from output to input. Theoretically there should be
286 * a clock delay here, but as has been noted above, the
287 * nsec delay function for bit-banged GPIO is simply
288 * {} because bit-banging just doesn't get fast enough
291 if (spi->mode & SPI_3WIRE_HIZ) {
292 gpiod_set_value_cansleep(spi_gpio->sck,
293 !(spi->mode & SPI_CPOL));
294 gpiod_set_value_cansleep(spi_gpio->sck,
295 !!(spi->mode & SPI_CPOL));
300 static void spi_gpio_cleanup(struct spi_device *spi)
302 spi_bitbang_cleanup(spi);
306 * It can be convenient to use this driver with pins that have alternate
307 * functions associated with a "native" SPI controller if a driver for that
308 * controller is not available, or is missing important functionality.
310 * On platforms which can do so, configure MISO with a weak pullup unless
311 * there's an external pullup on that signal. That saves power by avoiding
312 * floating signals. (A weak pulldown would save power too, but many
313 * drivers expect to see all-ones data as the no target "response".)
315 static int spi_gpio_request(struct device *dev, struct spi_gpio *spi_gpio)
317 spi_gpio->mosi = devm_gpiod_get_optional(dev, "mosi", GPIOD_OUT_LOW);
318 if (IS_ERR(spi_gpio->mosi))
319 return PTR_ERR(spi_gpio->mosi);
321 spi_gpio->miso = devm_gpiod_get_optional(dev, "miso", GPIOD_IN);
322 if (IS_ERR(spi_gpio->miso))
323 return PTR_ERR(spi_gpio->miso);
325 spi_gpio->sck = devm_gpiod_get(dev, "sck", GPIOD_OUT_LOW);
326 return PTR_ERR_OR_ZERO(spi_gpio->sck);
330 static const struct of_device_id spi_gpio_dt_ids[] = {
331 { .compatible = "spi-gpio" },
334 MODULE_DEVICE_TABLE(of, spi_gpio_dt_ids);
336 static int spi_gpio_probe_dt(struct platform_device *pdev,
337 struct spi_controller *host)
339 host->dev.of_node = pdev->dev.of_node;
340 host->use_gpio_descriptors = true;
345 static inline int spi_gpio_probe_dt(struct platform_device *pdev,
346 struct spi_controller *host)
352 static int spi_gpio_probe_pdata(struct platform_device *pdev,
353 struct spi_controller *host)
355 struct device *dev = &pdev->dev;
356 struct spi_gpio_platform_data *pdata = dev_get_platdata(dev);
357 struct spi_gpio *spi_gpio = spi_controller_get_devdata(host);
360 #ifdef GENERIC_BITBANG
361 if (!pdata || !pdata->num_chipselect)
365 * The host needs to think there is a chipselect even if not
368 host->num_chipselect = pdata->num_chipselect ?: 1;
370 spi_gpio->cs_gpios = devm_kcalloc(dev, host->num_chipselect,
371 sizeof(*spi_gpio->cs_gpios),
373 if (!spi_gpio->cs_gpios)
376 for (i = 0; i < host->num_chipselect; i++) {
377 spi_gpio->cs_gpios[i] = devm_gpiod_get_index(dev, "cs", i,
379 if (IS_ERR(spi_gpio->cs_gpios[i]))
380 return PTR_ERR(spi_gpio->cs_gpios[i]);
386 static int spi_gpio_probe(struct platform_device *pdev)
389 struct spi_controller *host;
390 struct spi_gpio *spi_gpio;
391 struct device *dev = &pdev->dev;
392 struct spi_bitbang *bb;
394 host = devm_spi_alloc_host(dev, sizeof(*spi_gpio));
398 if (pdev->dev.of_node)
399 status = spi_gpio_probe_dt(pdev, host);
401 status = spi_gpio_probe_pdata(pdev, host);
406 spi_gpio = spi_controller_get_devdata(host);
408 status = spi_gpio_request(dev, spi_gpio);
412 host->bits_per_word_mask = SPI_BPW_RANGE_MASK(1, 32);
413 host->mode_bits = SPI_3WIRE | SPI_3WIRE_HIZ | SPI_CPHA | SPI_CPOL |
414 SPI_CS_HIGH | SPI_LSB_FIRST;
415 if (!spi_gpio->mosi) {
416 /* HW configuration without MOSI pin
418 * No setting SPI_CONTROLLER_NO_RX here - if there is only
419 * a MOSI pin connected the host can still do RX by
420 * changing the direction of the line.
422 host->flags = SPI_CONTROLLER_NO_TX;
425 host->bus_num = pdev->id;
426 host->setup = spi_gpio_setup;
427 host->cleanup = spi_gpio_cleanup;
429 bb = &spi_gpio->bitbang;
432 * There is some additional business, apart from driving the CS GPIO
433 * line, that we need to do on selection. This makes the local
434 * callback for chipselect always get called.
436 host->flags |= SPI_CONTROLLER_GPIO_SS;
437 bb->chipselect = spi_gpio_chipselect;
438 bb->set_line_direction = spi_gpio_set_direction;
440 if (host->flags & SPI_CONTROLLER_NO_TX) {
441 bb->txrx_word[SPI_MODE_0] = spi_gpio_spec_txrx_word_mode0;
442 bb->txrx_word[SPI_MODE_1] = spi_gpio_spec_txrx_word_mode1;
443 bb->txrx_word[SPI_MODE_2] = spi_gpio_spec_txrx_word_mode2;
444 bb->txrx_word[SPI_MODE_3] = spi_gpio_spec_txrx_word_mode3;
446 bb->txrx_word[SPI_MODE_0] = spi_gpio_txrx_word_mode0;
447 bb->txrx_word[SPI_MODE_1] = spi_gpio_txrx_word_mode1;
448 bb->txrx_word[SPI_MODE_2] = spi_gpio_txrx_word_mode2;
449 bb->txrx_word[SPI_MODE_3] = spi_gpio_txrx_word_mode3;
451 bb->setup_transfer = spi_bitbang_setup_transfer;
453 status = spi_bitbang_init(&spi_gpio->bitbang);
457 return devm_spi_register_controller(&pdev->dev, host);
460 MODULE_ALIAS("platform:" DRIVER_NAME);
462 static struct platform_driver spi_gpio_driver = {
465 .of_match_table = of_match_ptr(spi_gpio_dt_ids),
467 .probe = spi_gpio_probe,
469 module_platform_driver(spi_gpio_driver);
471 MODULE_DESCRIPTION("SPI host driver using generic bitbanged GPIO ");
472 MODULE_AUTHOR("David Brownell");
473 MODULE_LICENSE("GPL");