1 // SPDX-License-Identifier: GPL-2.0+
3 * (C) Copyright 2019 Rockchip Electronics Co., Ltd
9 #include <dm/pinctrl.h>
12 #include <linux/bitops.h>
14 #include "pinctrl-rockchip.h"
16 static struct rockchip_mux_route_data rk3228_mux_route_data[] = {
30 .route_val = BIT(16) | BIT(0),
37 .route_val = BIT(16 + 1),
44 .route_val = BIT(16 + 1) | BIT(1),
51 .route_val = BIT(16 + 2),
58 .route_val = BIT(16 + 2) | BIT(2),
65 .route_val = BIT(16 + 3),
72 .route_val = BIT(16 + 3) | BIT(3),
79 .route_val = BIT(16 + 4),
86 .route_val = BIT(16 + 4) | BIT(4),
93 .route_val = BIT(16 + 5),
100 .route_val = BIT(16 + 5) | BIT(5),
106 .route_offset = 0x50,
107 .route_val = BIT(16 + 7),
113 .route_offset = 0x50,
114 .route_val = BIT(16 + 7) | BIT(7),
120 .route_offset = 0x50,
121 .route_val = BIT(16 + 8),
127 .route_offset = 0x50,
128 .route_val = BIT(16 + 8) | BIT(8),
134 .route_offset = 0x50,
135 .route_val = BIT(16 + 11),
141 .route_offset = 0x50,
142 .route_val = BIT(16 + 11) | BIT(11),
146 static int rk3228_set_mux(struct rockchip_pin_bank *bank, int pin, int mux)
148 struct rockchip_pinctrl_priv *priv = bank->priv;
149 int iomux_num = (pin / 8);
150 struct regmap *regmap;
151 int reg, ret, mask, mux_type;
155 regmap = (bank->iomux[iomux_num].type & IOMUX_SOURCE_PMU)
156 ? priv->regmap_pmu : priv->regmap_base;
158 /* get basic quadrupel of mux registers and the correct reg inside */
159 mux_type = bank->iomux[iomux_num].type;
160 reg = bank->iomux[iomux_num].offset;
161 reg += rockchip_get_mux_data(mux_type, pin, &bit, &mask);
163 data = (mask << (bit + 16));
164 data |= (mux & mask) << bit;
165 ret = regmap_write(regmap, reg, data);
170 #define RK3228_PULL_OFFSET 0x100
172 static void rk3228_calc_pull_reg_and_bit(struct rockchip_pin_bank *bank,
173 int pin_num, struct regmap **regmap,
176 struct rockchip_pinctrl_priv *priv = bank->priv;
178 *regmap = priv->regmap_base;
179 *reg = RK3228_PULL_OFFSET;
180 *reg += bank->bank_num * ROCKCHIP_PULL_BANK_STRIDE;
181 *reg += ((pin_num / ROCKCHIP_PULL_PINS_PER_REG) * 4);
183 *bit = (pin_num % ROCKCHIP_PULL_PINS_PER_REG);
184 *bit *= ROCKCHIP_PULL_BITS_PER_PIN;
187 static int rk3228_set_pull(struct rockchip_pin_bank *bank,
188 int pin_num, int pull)
190 struct regmap *regmap;
195 if (pull == PIN_CONFIG_BIAS_PULL_PIN_DEFAULT)
198 rk3228_calc_pull_reg_and_bit(bank, pin_num, ®map, ®, &bit);
199 type = bank->pull_type[pin_num / 8];
200 ret = rockchip_translate_pull_value(type, pull);
202 debug("unsupported pull setting %d\n", pull);
206 /* enable the write to the equivalent lower bits */
207 data = ((1 << ROCKCHIP_PULL_BITS_PER_PIN) - 1) << (bit + 16);
208 data |= (ret << bit);
209 ret = regmap_write(regmap, reg, data);
214 #define RK3228_DRV_GRF_OFFSET 0x200
216 static void rk3228_calc_drv_reg_and_bit(struct rockchip_pin_bank *bank,
217 int pin_num, struct regmap **regmap,
220 struct rockchip_pinctrl_priv *priv = bank->priv;
222 *regmap = priv->regmap_base;
223 *reg = RK3228_DRV_GRF_OFFSET;
224 *reg += bank->bank_num * ROCKCHIP_DRV_BANK_STRIDE;
225 *reg += ((pin_num / ROCKCHIP_DRV_PINS_PER_REG) * 4);
227 *bit = (pin_num % ROCKCHIP_DRV_PINS_PER_REG);
228 *bit *= ROCKCHIP_DRV_BITS_PER_PIN;
231 static int rk3228_set_drive(struct rockchip_pin_bank *bank,
232 int pin_num, int strength)
234 struct regmap *regmap;
238 int type = bank->drv[pin_num / 8].drv_type;
240 rk3228_calc_drv_reg_and_bit(bank, pin_num, ®map, ®, &bit);
241 ret = rockchip_translate_drive_value(type, strength);
243 debug("unsupported driver strength %d\n", strength);
247 /* enable the write to the equivalent lower bits */
248 data = ((1 << ROCKCHIP_DRV_BITS_PER_PIN) - 1) << (bit + 16);
249 data |= (ret << bit);
250 ret = regmap_write(regmap, reg, data);
254 static struct rockchip_pin_bank rk3228_pin_banks[] = {
255 PIN_BANK(0, 32, "gpio0"),
256 PIN_BANK(1, 32, "gpio1"),
257 PIN_BANK(2, 32, "gpio2"),
258 PIN_BANK(3, 32, "gpio3"),
261 static struct rockchip_pin_ctrl rk3228_pin_ctrl = {
262 .pin_banks = rk3228_pin_banks,
263 .nr_banks = ARRAY_SIZE(rk3228_pin_banks),
264 .grf_mux_offset = 0x0,
265 .iomux_routes = rk3228_mux_route_data,
266 .niomux_routes = ARRAY_SIZE(rk3228_mux_route_data),
267 .set_mux = rk3228_set_mux,
268 .set_pull = rk3228_set_pull,
269 .set_drive = rk3228_set_drive,
272 static const struct udevice_id rk3228_pinctrl_ids[] = {
274 .compatible = "rockchip,rk3228-pinctrl",
275 .data = (ulong)&rk3228_pin_ctrl
280 U_BOOT_DRIVER(pinctrl_rk3228) = {
281 .name = "rockchip_rk3228_pinctrl",
282 .id = UCLASS_PINCTRL,
283 .of_match = rk3228_pinctrl_ids,
284 .priv_auto = sizeof(struct rockchip_pinctrl_priv),
285 .ops = &rockchip_pinctrl_ops,
286 #if CONFIG_IS_ENABLED(OF_REAL)
287 .bind = dm_scan_fdt_dev,
289 .probe = rockchip_pinctrl_probe,