1 // SPDX-License-Identifier: GPL-2.0+
3 * Ethernet driver for TI K2HK EVM.
5 * (C) Copyright 2012-2014
6 * Texas Instruments Incorporated, <www.ti.com>
11 #include <asm/global_data.h>
12 #include <linux/delay.h>
22 #include <asm/ti-common/keystone_nav.h>
23 #include <asm/ti-common/keystone_net.h>
24 #include <asm/ti-common/keystone_serdes.h>
25 #include <asm/arch/psc_defs.h>
26 #include <linux/libfdt.h>
28 #include "cpsw_mdio.h"
30 DECLARE_GLOBAL_DATA_PTR;
32 #ifdef KEYSTONE2_EMAC_GIG_ENABLE
33 #define emac_gigabit_enable(x) keystone2_eth_gigabit_enable(x)
35 #define emac_gigabit_enable(x) /* no gigabit to enable */
38 #define RX_BUFF_NUMS 24
39 #define RX_BUFF_LEN 1520
40 #define MAX_SIZE_STREAM_BUFFER RX_BUFF_LEN
41 #define SGMII_ANEG_TIMEOUT 4000
43 static u8 rx_buffs[RX_BUFF_NUMS * RX_BUFF_LEN] __aligned(16);
46 LINK_TYPE_SGMII_MAC_TO_MAC_AUTO = 0,
47 LINK_TYPE_SGMII_MAC_TO_PHY_MODE = 1,
48 LINK_TYPE_SGMII_MAC_TO_MAC_FORCED_MODE = 2,
49 LINK_TYPE_SGMII_MAC_TO_FIBRE_MODE = 3,
50 LINK_TYPE_SGMII_MAC_TO_PHY_NO_MDIO_MODE = 4,
51 LINK_TYPE_RGMII_LINK_MAC_PHY = 5,
52 LINK_TYPE_RGMII_LINK_MAC_MAC_FORCED = 6,
53 LINK_TYPE_RGMII_LINK_MAC_PHY_NO_MDIO = 7,
54 LINK_TYPE_10G_MAC_TO_PHY_MODE = 10,
55 LINK_TYPE_10G_MAC_TO_MAC_FORCED_MODE = 11,
58 #define mac_hi(mac) (((mac)[0] << 0) | ((mac)[1] << 8) | \
59 ((mac)[2] << 16) | ((mac)[3] << 24))
60 #define mac_lo(mac) (((mac)[4] << 0) | ((mac)[5] << 8))
62 #ifdef CONFIG_KSNET_NETCP_V1_0
64 #define EMAC_EMACSW_BASE_OFS 0x90800
65 #define EMAC_EMACSW_PORT_BASE_OFS (EMAC_EMACSW_BASE_OFS + 0x60)
67 /* CPSW Switch slave registers */
68 #define CPGMACSL_REG_SA_LO 0x10
69 #define CPGMACSL_REG_SA_HI 0x14
71 #define DEVICE_EMACSW_BASE(base, x) ((base) + EMAC_EMACSW_PORT_BASE_OFS + \
74 #elif defined(CONFIG_KSNET_NETCP_V1_5)
76 #define EMAC_EMACSW_PORT_BASE_OFS 0x222000
78 /* CPSW Switch slave registers */
79 #define CPGMACSL_REG_SA_LO 0x308
80 #define CPGMACSL_REG_SA_HI 0x30c
82 #define DEVICE_EMACSW_BASE(base, x) ((base) + EMAC_EMACSW_PORT_BASE_OFS + \
90 struct phy_device *phydev;
91 struct mii_dev *mdio_bus;
93 phy_interface_t phy_if;
97 struct rx_buff_desc net_rx_buffs;
98 struct pktdma_cfg *netcp_pktdma;
101 enum link_type link_type;
106 static void __attribute__((unused))
107 keystone2_eth_gigabit_enable(struct udevice *dev)
109 struct ks2_eth_priv *priv = dev_get_priv(dev);
112 * Check if link detected is giga-bit
113 * If Gigabit mode detected, enable gigbit in MAC
115 if (priv->has_mdio) {
116 if (priv->phydev->speed != 1000)
120 writel(readl(DEVICE_EMACSL_BASE(priv->slave_port - 1) +
122 EMAC_MACCONTROL_GIGFORCE | EMAC_MACCONTROL_GIGABIT_ENABLE,
123 DEVICE_EMACSL_BASE(priv->slave_port - 1) + CPGMACSL_REG_CTL);
126 #ifdef CONFIG_SOC_K2G
127 int keystone_rgmii_config(struct phy_device *phy_dev)
129 unsigned int i, status;
133 if (i > SGMII_ANEG_TIMEOUT) {
134 puts(" TIMEOUT !\n");
140 puts("user interrupt!\n");
145 if ((i++ % 500) == 0)
148 udelay(1000); /* 1 ms */
149 status = readl(RGMII_STATUS_REG);
150 } while (!(status & RGMII_REG_STATUS_LINK));
157 int keystone_sgmii_config(struct phy_device *phy_dev, int port, int interface)
159 unsigned int i, status, mask;
160 unsigned int mr_adv_ability, control;
163 case SGMII_LINK_MAC_MAC_AUTONEG:
164 mr_adv_ability = (SGMII_REG_MR_ADV_ENABLE |
165 SGMII_REG_MR_ADV_LINK |
166 SGMII_REG_MR_ADV_FULL_DUPLEX |
167 SGMII_REG_MR_ADV_GIG_MODE);
168 control = (SGMII_REG_CONTROL_MASTER |
169 SGMII_REG_CONTROL_AUTONEG);
172 case SGMII_LINK_MAC_PHY:
173 case SGMII_LINK_MAC_PHY_FORCED:
174 mr_adv_ability = SGMII_REG_MR_ADV_ENABLE;
175 control = SGMII_REG_CONTROL_AUTONEG;
178 case SGMII_LINK_MAC_MAC_FORCED:
179 mr_adv_ability = (SGMII_REG_MR_ADV_ENABLE |
180 SGMII_REG_MR_ADV_LINK |
181 SGMII_REG_MR_ADV_FULL_DUPLEX |
182 SGMII_REG_MR_ADV_GIG_MODE);
183 control = SGMII_REG_CONTROL_MASTER;
186 case SGMII_LINK_MAC_FIBER:
187 mr_adv_ability = 0x20;
188 control = SGMII_REG_CONTROL_AUTONEG;
192 mr_adv_ability = SGMII_REG_MR_ADV_ENABLE;
193 control = SGMII_REG_CONTROL_AUTONEG;
196 __raw_writel(0, SGMII_CTL_REG(port));
199 * Wait for the SerDes pll to lock,
200 * but don't trap if lock is never read
202 for (i = 0; i < 1000; i++) {
204 status = __raw_readl(SGMII_STATUS_REG(port));
205 if ((status & SGMII_REG_STATUS_LOCK) != 0)
209 __raw_writel(mr_adv_ability, SGMII_MRADV_REG(port));
210 __raw_writel(control, SGMII_CTL_REG(port));
213 mask = SGMII_REG_STATUS_LINK;
215 if (control & SGMII_REG_CONTROL_AUTONEG)
216 mask |= SGMII_REG_STATUS_AUTONEG;
218 status = __raw_readl(SGMII_STATUS_REG(port));
219 if ((status & mask) == mask)
222 printf("\n%s Waiting for SGMII auto negotiation to complete",
224 while ((status & mask) != mask) {
228 if (i > SGMII_ANEG_TIMEOUT) {
229 puts(" TIMEOUT !\n");
235 puts("user interrupt!\n");
240 if ((i++ % 500) == 0)
243 udelay(1000); /* 1 ms */
244 status = __raw_readl(SGMII_STATUS_REG(port));
252 int mac_sl_reset(u32 port)
256 if (port >= DEVICE_N_GMACSL_PORTS)
257 return GMACSL_RET_INVALID_PORT;
259 /* Set the soft reset bit */
260 writel(CPGMAC_REG_RESET_VAL_RESET,
261 DEVICE_EMACSL_BASE(port) + CPGMACSL_REG_RESET);
263 /* Wait for the bit to clear */
264 for (i = 0; i < DEVICE_EMACSL_RESET_POLL_COUNT; i++) {
265 v = readl(DEVICE_EMACSL_BASE(port) + CPGMACSL_REG_RESET);
266 if ((v & CPGMAC_REG_RESET_VAL_RESET_MASK) !=
267 CPGMAC_REG_RESET_VAL_RESET)
268 return GMACSL_RET_OK;
271 /* Timeout on the reset */
272 return GMACSL_RET_WARN_RESET_INCOMPLETE;
275 int mac_sl_config(u_int16_t port, struct mac_sl_cfg *cfg)
278 int ret = GMACSL_RET_OK;
280 if (port >= DEVICE_N_GMACSL_PORTS)
281 return GMACSL_RET_INVALID_PORT;
283 if (cfg->max_rx_len > CPGMAC_REG_MAXLEN_LEN) {
284 cfg->max_rx_len = CPGMAC_REG_MAXLEN_LEN;
285 ret = GMACSL_RET_WARN_MAXLEN_TOO_BIG;
288 /* Must wait if the device is undergoing reset */
289 for (i = 0; i < DEVICE_EMACSL_RESET_POLL_COUNT; i++) {
290 v = readl(DEVICE_EMACSL_BASE(port) + CPGMACSL_REG_RESET);
291 if ((v & CPGMAC_REG_RESET_VAL_RESET_MASK) !=
292 CPGMAC_REG_RESET_VAL_RESET)
296 if (i == DEVICE_EMACSL_RESET_POLL_COUNT)
297 return GMACSL_RET_CONFIG_FAIL_RESET_ACTIVE;
299 writel(cfg->max_rx_len, DEVICE_EMACSL_BASE(port) + CPGMACSL_REG_MAXLEN);
300 writel(cfg->ctl, DEVICE_EMACSL_BASE(port) + CPGMACSL_REG_CTL);
302 #ifndef CONFIG_SOC_K2HK
303 /* Map RX packet flow priority to 0 */
304 writel(0, DEVICE_EMACSL_BASE(port) + CPGMACSL_REG_RX_PRI_MAP);
310 int ethss_config(u32 ctl, u32 max_pkt_size)
314 /* Max length register */
315 writel(max_pkt_size, DEVICE_CPSW_BASE + CPSW_REG_MAXLEN);
317 /* Control register */
318 writel(ctl, DEVICE_CPSW_BASE + CPSW_REG_CTL);
320 /* All statistics enabled by default */
321 writel(CPSW_REG_VAL_STAT_ENABLE_ALL,
322 DEVICE_CPSW_BASE + CPSW_REG_STAT_PORT_EN);
324 /* Reset and enable the ALE */
325 writel(CPSW_REG_VAL_ALE_CTL_RESET_AND_ENABLE |
326 CPSW_REG_VAL_ALE_CTL_BYPASS,
327 DEVICE_CPSW_BASE + CPSW_REG_ALE_CONTROL);
329 /* All ports put into forward mode */
330 for (i = 0; i < DEVICE_CPSW_NUM_PORTS; i++)
331 writel(CPSW_REG_VAL_PORTCTL_FORWARD_MODE,
332 DEVICE_CPSW_BASE + CPSW_REG_ALE_PORTCTL(i));
337 int ethss_start(void)
340 struct mac_sl_cfg cfg;
342 cfg.max_rx_len = MAX_SIZE_STREAM_BUFFER;
343 cfg.ctl = GMACSL_ENABLE | GMACSL_RX_ENABLE_EXT_CTL;
345 for (i = 0; i < DEVICE_N_GMACSL_PORTS; i++) {
347 mac_sl_config(i, &cfg);
357 for (i = 0; i < DEVICE_N_GMACSL_PORTS; i++)
363 struct ks2_serdes ks2_serdes_sgmii_156p25mhz = {
364 .clk = SERDES_CLOCK_156P25M,
365 .rate = SERDES_RATE_5G,
366 .rate_mode = SERDES_QUARTER_RATE,
367 .intf = SERDES_PHY_SGMII,
371 #ifndef CONFIG_SOC_K2G
372 static void keystone2_net_serdes_setup(void)
374 ks2_serdes_init(CONFIG_KSNET_SERDES_SGMII_BASE,
375 &ks2_serdes_sgmii_156p25mhz,
376 CONFIG_KSNET_SERDES_LANES_PER_SGMII);
378 #if defined(CONFIG_SOC_K2E) || defined(CONFIG_SOC_K2L)
379 ks2_serdes_init(CONFIG_KSNET_SERDES_SGMII2_BASE,
380 &ks2_serdes_sgmii_156p25mhz,
381 CONFIG_KSNET_SERDES_LANES_PER_SGMII);
384 /* wait till setup */
389 static int ks2_eth_start(struct udevice *dev)
391 struct ks2_eth_priv *priv = dev_get_priv(dev);
393 #ifdef CONFIG_SOC_K2G
394 keystone_rgmii_config(priv->phydev);
396 keystone_sgmii_config(priv->phydev, priv->slave_port - 1,
397 priv->sgmii_link_type);
402 /* On chip switch configuration */
403 ethss_config(target_get_switch_ctl(), SWITCH_MAX_PKT_SIZE);
407 if (ksnav_init(priv->netcp_pktdma, &priv->net_rx_buffs)) {
408 pr_err("ksnav_init failed\n");
413 * Streaming switch configuration. If not present this
414 * statement is defined to void in target.h.
415 * If present this is usually defined to a series of register writes
417 hw_config_streaming_switch();
419 if (priv->has_mdio) {
420 phy_startup(priv->phydev);
421 if (priv->phydev->link == 0) {
422 pr_err("phy startup failed\n");
427 emac_gigabit_enable(dev);
431 priv->emac_open = true;
436 ksnav_close(priv->netcp_pktdma);
443 static int ks2_eth_send(struct udevice *dev, void *packet, int length)
445 struct ks2_eth_priv *priv = dev_get_priv(dev);
447 genphy_update_link(priv->phydev);
448 if (priv->phydev->link == 0)
451 if (length < EMAC_MIN_ETHERNET_PKT_SIZE)
452 length = EMAC_MIN_ETHERNET_PKT_SIZE;
454 return ksnav_send(priv->netcp_pktdma, (u32 *)packet,
455 length, (priv->slave_port) << 16);
458 static int ks2_eth_recv(struct udevice *dev, int flags, uchar **packetp)
460 struct ks2_eth_priv *priv = dev_get_priv(dev);
464 priv->hd = ksnav_recv(priv->netcp_pktdma, &pkt, &pkt_size);
465 if (priv->hd == NULL)
468 *packetp = (uchar *)pkt;
473 static int ks2_eth_free_pkt(struct udevice *dev, uchar *packet,
476 struct ks2_eth_priv *priv = dev_get_priv(dev);
478 ksnav_release_rxhd(priv->netcp_pktdma, priv->hd);
483 static void ks2_eth_stop(struct udevice *dev)
485 struct ks2_eth_priv *priv = dev_get_priv(dev);
487 if (!priv->emac_open)
491 ksnav_close(priv->netcp_pktdma);
493 phy_shutdown(priv->phydev);
494 priv->emac_open = false;
497 int ks2_eth_read_rom_hwaddr(struct udevice *dev)
499 struct ks2_eth_priv *priv = dev_get_priv(dev);
500 struct eth_pdata *pdata = dev_get_plat(dev);
504 /* Read the e-fuse mac address */
505 if (priv->slave_port == 1) {
506 maca = __raw_readl(MAC_ID_BASE_ADDR);
507 macb = __raw_readl(MAC_ID_BASE_ADDR + 4);
510 pdata->enetaddr[0] = (macb >> 8) & 0xff;
511 pdata->enetaddr[1] = (macb >> 0) & 0xff;
512 pdata->enetaddr[2] = (maca >> 24) & 0xff;
513 pdata->enetaddr[3] = (maca >> 16) & 0xff;
514 pdata->enetaddr[4] = (maca >> 8) & 0xff;
515 pdata->enetaddr[5] = (maca >> 0) & 0xff;
520 int ks2_eth_write_hwaddr(struct udevice *dev)
522 struct ks2_eth_priv *priv = dev_get_priv(dev);
523 struct eth_pdata *pdata = dev_get_plat(dev);
525 writel(mac_hi(pdata->enetaddr),
526 DEVICE_EMACSW_BASE(pdata->iobase, priv->slave_port - 1) +
528 writel(mac_lo(pdata->enetaddr),
529 DEVICE_EMACSW_BASE(pdata->iobase, priv->slave_port - 1) +
535 static int ks2_eth_probe(struct udevice *dev)
537 struct ks2_eth_priv *priv = dev_get_priv(dev);
538 struct mii_dev *mdio_bus;
541 priv->emac_open = false;
543 /* These clock enables has to be moved to common location */
545 writel(KS2_ETHERNET_RGMII, KS2_ETHERNET_CFG);
547 /* By default, select PA PLL clock as PA clock source */
548 #ifndef CONFIG_SOC_K2G
549 if (psc_enable_module(KS2_LPSC_PA))
552 if (psc_enable_module(KS2_LPSC_CPGMAC))
554 if (psc_enable_module(KS2_LPSC_CRYPTO))
557 if (cpu_is_k2e() || cpu_is_k2l())
560 priv->net_rx_buffs.buff_ptr = rx_buffs;
561 priv->net_rx_buffs.num_buffs = RX_BUFF_NUMS;
562 priv->net_rx_buffs.buff_len = RX_BUFF_LEN;
564 if (priv->slave_port == 1) {
565 #ifndef CONFIG_SOC_K2G
566 keystone2_net_serdes_setup();
569 * Register MDIO bus for slave 0 only, other slave have
572 mdio_bus = cpsw_mdio_init("ethernet-mdio",
573 (u32)priv->mdio_base,
574 EMAC_MDIO_CLOCK_FREQ,
577 pr_err("MDIO alloc failed\n");
580 priv->mdio_bus = mdio_bus;
582 /* Get the MDIO bus from slave 0 device */
583 struct ks2_eth_priv *parent_priv;
585 parent_priv = dev_get_priv(dev->parent);
586 priv->mdio_bus = parent_priv->mdio_bus;
587 priv->mdio_base = parent_priv->mdio_base;
590 priv->netcp_pktdma = &netcp_pktdma;
592 if (priv->has_mdio) {
593 priv->phydev = phy_connect(priv->mdio_bus, priv->phy_addr,
596 if (priv->phy_of_handle)
597 priv->phydev->node = offset_to_ofnode(priv->phy_of_handle);
599 phy_config(priv->phydev);
605 int ks2_eth_remove(struct udevice *dev)
607 struct ks2_eth_priv *priv = dev_get_priv(dev);
609 cpsw_mdio_free(priv->mdio_bus);
614 static const struct eth_ops ks2_eth_ops = {
615 .start = ks2_eth_start,
616 .send = ks2_eth_send,
617 .recv = ks2_eth_recv,
618 .free_pkt = ks2_eth_free_pkt,
619 .stop = ks2_eth_stop,
620 .read_rom_hwaddr = ks2_eth_read_rom_hwaddr,
621 .write_hwaddr = ks2_eth_write_hwaddr,
624 static int ks2_eth_bind_slaves(struct udevice *dev, int gbe, int *gbe_0)
626 const void *fdt = gd->fdt_blob;
627 struct udevice *sl_dev;
634 interfaces = fdt_subnode_offset(fdt, gbe, "interfaces");
635 fdt_for_each_subnode(slave, fdt, interfaces) {
638 slave_no = fdtdec_get_int(fdt, slave, "slave-port", -ENOENT);
639 if (slave_no == -ENOENT)
643 /* This is the current eth device */
646 /* Slave devices to be registered */
647 slave_name = malloc(20);
648 snprintf(slave_name, 20, "netcp@slave-%d", slave_no);
649 ret = device_bind_driver_to_node(dev, "eth_ks2_sl",
650 slave_name, offset_to_ofnode(slave),
653 pr_err("ks2_net - not able to bind slave interfaces\n");
659 sec_slave = fdt_subnode_offset(fdt, gbe, "secondary-slave-ports");
660 fdt_for_each_subnode(slave, fdt, sec_slave) {
663 slave_no = fdtdec_get_int(fdt, slave, "slave-port", -ENOENT);
664 if (slave_no == -ENOENT)
667 /* Slave devices to be registered */
668 slave_name = malloc(20);
669 snprintf(slave_name, 20, "netcp@slave-%d", slave_no);
670 ret = device_bind_driver_to_node(dev, "eth_ks2_sl", slave_name,
671 offset_to_ofnode(slave), &sl_dev);
673 pr_err("ks2_net - not able to bind slave interfaces\n");
681 static int ks2_eth_parse_slave_interface(int netcp, int slave,
682 struct ks2_eth_priv *priv,
683 struct eth_pdata *pdata)
685 const void *fdt = gd->fdt_blob;
691 priv->slave_port = fdtdec_get_int(fdt, slave, "slave-port", -1);
692 priv->net_rx_buffs.rx_flow = priv->slave_port * 8;
694 /* U-Boot slave port number starts with 1 instead of 0 */
695 priv->slave_port += 1;
697 dma_count = fdtdec_get_int_array_count(fdt, netcp,
701 if (dma_count > (2 * priv->slave_port)) {
704 dma_idx = priv->slave_port * 2 - 1;
705 priv->net_rx_buffs.rx_flow = dma_channel[dma_idx];
708 priv->link_type = fdtdec_get_int(fdt, slave, "link-interface", -1);
710 phy = fdtdec_lookup_phandle(fdt, slave, "phy-handle");
713 priv->phy_of_handle = phy;
714 priv->phy_addr = fdtdec_get_int(fdt, phy, "reg", -1);
716 mdio = fdt_parent_offset(fdt, phy);
718 pr_err("mdio dt not found\n");
721 priv->mdio_base = (void *)fdtdec_get_addr(fdt, mdio, "reg");
724 if (priv->link_type == LINK_TYPE_SGMII_MAC_TO_PHY_MODE) {
725 priv->phy_if = PHY_INTERFACE_MODE_SGMII;
726 pdata->phy_interface = priv->phy_if;
727 priv->sgmii_link_type = SGMII_LINK_MAC_PHY;
728 priv->has_mdio = true;
729 } else if (priv->link_type == LINK_TYPE_RGMII_LINK_MAC_PHY) {
730 priv->phy_if = ofnode_read_phy_mode(offset_to_ofnode(slave));
731 if (priv->phy_if == PHY_INTERFACE_MODE_NA)
732 priv->phy_if = PHY_INTERFACE_MODE_RGMII;
733 pdata->phy_interface = priv->phy_if;
735 if (priv->phy_if != PHY_INTERFACE_MODE_RGMII &&
736 priv->phy_if != PHY_INTERFACE_MODE_RGMII_ID &&
737 priv->phy_if != PHY_INTERFACE_MODE_RGMII_RXID &&
738 priv->phy_if != PHY_INTERFACE_MODE_RGMII_TXID) {
739 pr_err("invalid phy-mode\n");
743 priv->has_mdio = true;
749 static int ks2_sl_eth_of_to_plat(struct udevice *dev)
751 struct ks2_eth_priv *priv = dev_get_priv(dev);
752 struct eth_pdata *pdata = dev_get_plat(dev);
753 const void *fdt = gd->fdt_blob;
754 int slave = dev_of_offset(dev);
760 interfaces = fdt_parent_offset(fdt, slave);
761 gbe = fdt_parent_offset(fdt, interfaces);
762 netcp_devices = fdt_parent_offset(fdt, gbe);
763 netcp = fdt_parent_offset(fdt, netcp_devices);
765 ks2_eth_parse_slave_interface(netcp, slave, priv, pdata);
767 pdata->iobase = fdtdec_get_addr(fdt, netcp, "reg");
772 static int ks2_eth_of_to_plat(struct udevice *dev)
774 struct ks2_eth_priv *priv = dev_get_priv(dev);
775 struct eth_pdata *pdata = dev_get_plat(dev);
776 const void *fdt = gd->fdt_blob;
781 netcp_devices = fdt_subnode_offset(fdt, dev_of_offset(dev),
783 gbe = fdt_subnode_offset(fdt, netcp_devices, "gbe");
785 ks2_eth_bind_slaves(dev, gbe, &gbe_0);
787 ks2_eth_parse_slave_interface(dev_of_offset(dev), gbe_0, priv, pdata);
789 pdata->iobase = dev_read_addr(dev);
794 static const struct udevice_id ks2_eth_ids[] = {
795 { .compatible = "ti,netcp-1.0" },
799 U_BOOT_DRIVER(eth_ks2_slave) = {
800 .name = "eth_ks2_sl",
802 .of_to_plat = ks2_sl_eth_of_to_plat,
803 .probe = ks2_eth_probe,
804 .remove = ks2_eth_remove,
806 .priv_auto = sizeof(struct ks2_eth_priv),
807 .plat_auto = sizeof(struct eth_pdata),
808 .flags = DM_FLAG_ALLOC_PRIV_DMA,
811 U_BOOT_DRIVER(eth_ks2) = {
814 .of_match = ks2_eth_ids,
815 .of_to_plat = ks2_eth_of_to_plat,
816 .probe = ks2_eth_probe,
817 .remove = ks2_eth_remove,
819 .priv_auto = sizeof(struct ks2_eth_priv),
820 .plat_auto = sizeof(struct eth_pdata),
821 .flags = DM_FLAG_ALLOC_PRIV_DMA,