1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright (C) 2018 Marek Vasut <marex@denx.de>
5 * Altera SoCFPGA EMAC extras
9 #include <asm/arch/secure_reg_helper.h>
10 #include <asm/arch/system_manager.h>
18 #include "designware.h"
19 #include <dm/device_compat.h>
20 #include <linux/err.h>
22 struct dwmac_socfpga_plat {
23 struct dw_eth_pdata dw_eth_pdata;
28 static int dwmac_socfpga_of_to_plat(struct udevice *dev)
30 struct dwmac_socfpga_plat *pdata = dev_get_plat(dev);
31 struct regmap *regmap;
32 struct ofnode_phandle_args args;
36 ret = dev_read_phandle_with_args(dev, "altr,sysmgr-syscon", NULL,
39 dev_err(dev, "Failed to get syscon: %d\n", ret);
43 if (args.args_count != 2) {
44 dev_err(dev, "Invalid number of syscon args\n");
48 regmap = syscon_node_to_regmap(args.node);
50 ret = PTR_ERR(regmap);
51 dev_err(dev, "Failed to get regmap: %d\n", ret);
55 range = regmap_get_range(regmap, 0);
57 dev_err(dev, "Failed to get regmap range\n");
61 pdata->phy_intf = range + args.args[0];
62 pdata->reg_shift = args.args[1];
64 return designware_eth_of_to_plat(dev);
67 static int dwmac_socfpga_do_setphy(struct udevice *dev, u32 modereg)
69 struct dwmac_socfpga_plat *pdata = dev_get_plat(dev);
70 u32 modemask = SYSMGR_EMACGRP_CTRL_PHYSEL_MASK << pdata->reg_shift;
72 #if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_ATF)
73 u32 index = ((u64)pdata->phy_intf - socfpga_get_sysmgr_addr() -
74 SYSMGR_SOC64_EMAC0) >> 2;
76 u32 id = SOCFPGA_SECURE_REG_SYSMGR_SOC64_EMAC0 + index;
78 int ret = socfpga_secure_reg_update32(id,
80 modereg << pdata->reg_shift);
82 dev_err(dev, "Failed to set PHY register via SMC call\n");
86 clrsetbits_le32(pdata->phy_intf, modemask,
87 modereg << pdata->reg_shift);
93 static int dwmac_socfpga_probe(struct udevice *dev)
95 struct dwmac_socfpga_plat *pdata = dev_get_plat(dev);
96 struct eth_pdata *edata = &pdata->dw_eth_pdata.eth_pdata;
97 struct reset_ctl_bulk reset_bulk;
101 switch (edata->phy_interface) {
102 case PHY_INTERFACE_MODE_MII:
103 case PHY_INTERFACE_MODE_GMII:
104 modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_GMII_MII;
106 case PHY_INTERFACE_MODE_RMII:
107 modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RMII;
109 case PHY_INTERFACE_MODE_RGMII:
110 modereg = SYSMGR_EMACGRP_CTRL_PHYSEL_ENUM_RGMII;
113 dev_err(dev, "Unsupported PHY mode\n");
117 ret = reset_get_bulk(dev, &reset_bulk);
119 dev_err(dev, "Failed to get reset: %d\n", ret);
123 reset_assert_bulk(&reset_bulk);
125 ret = dwmac_socfpga_do_setphy(dev, modereg);
129 reset_release_bulk(&reset_bulk);
131 return designware_eth_probe(dev);
134 static const struct udevice_id dwmac_socfpga_ids[] = {
135 { .compatible = "altr,socfpga-stmmac" },
139 U_BOOT_DRIVER(dwmac_socfpga) = {
140 .name = "dwmac_socfpga",
142 .of_match = dwmac_socfpga_ids,
143 .of_to_plat = dwmac_socfpga_of_to_plat,
144 .probe = dwmac_socfpga_probe,
145 .ops = &designware_eth_ops,
146 .priv_auto = sizeof(struct dw_eth_dev),
147 .plat_auto = sizeof(struct dwmac_socfpga_plat),
148 .flags = DM_FLAG_ALLOC_PRIV_DMA,