drivers/mmc/rockchip_sdhci.c

   1 /*
   2  * (C) Copyright 2016 Fuzhou Rockchip Electronics Co., Ltd
   3  *
   4  * Rockchip SD Host Controller Interface
   5  *
   6  * SPDX-License-Identifier:     GPL-2.0+
   7  */
   8
   9 #include <common.h>
  10 #include <dm.h>
  11 #include <dt-structs.h>
  12 #include <libfdt.h>
  13 #include <malloc.h>
  14 #include <mapmem.h>
  15 #include <sdhci.h>
  16 #include <clk.h>
  17
  18 DECLARE_GLOBAL_DATA_PTR;
  19 /* 400KHz is max freq for card ID etc. Use that as min */
  20 #define EMMC_MIN_FREQ   400000
  21
  22 struct rockchip_sdhc_plat {
  23 #if CONFIG_IS_ENABLED(OF_PLATDATA)
  24         struct dtd_rockchip_rk3399_sdhci_5_1 dtplat;
  25 #endif
  26         struct mmc_config cfg;
  27         struct mmc mmc;
  28 };
  29
  30 struct rockchip_sdhc {
  31         struct sdhci_host host;
  32         void *base;
  33 };
  34
  35 static int arasan_sdhci_probe(struct udevice *dev)
  36 {
  37         struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
  38         struct rockchip_sdhc_plat *plat = dev_get_platdata(dev);
  39         struct rockchip_sdhc *prv = dev_get_priv(dev);
  40         struct sdhci_host *host = &prv->host;
  41         int max_frequency, ret;
  42         struct clk clk;
  43
  44 #if CONFIG_IS_ENABLED(OF_PLATDATA)
  45         struct dtd_rockchip_rk3399_sdhci_5_1 *dtplat = &plat->dtplat;
  46
  47         host->name = dev->name;
  48         host->ioaddr = map_sysmem(dtplat->reg[0], dtplat->reg[1]);
  49         max_frequency = dtplat->max_frequency;
  50         ret = clk_get_by_index_platdata(dev, 0, dtplat->clocks, &clk);
  51 #else
  52         max_frequency = dev_read_u32_default(dev, "max-frequency", 0);
  53         ret = clk_get_by_index(dev, 0, &clk);
  54 #endif
  55         if (!ret) {
  56                 ret = clk_set_rate(&clk, max_frequency);
  57                 if (IS_ERR_VALUE(ret))
  58                         printf("%s clk set rate fail!\n", __func__);
  59         } else {
  60                 printf("%s fail to get clk\n", __func__);
  61         }
  62
  63         host->quirks = SDHCI_QUIRK_WAIT_SEND_CMD;
  64         host->max_clk = max_frequency;
  65
  66         ret = sdhci_setup_cfg(&plat->cfg, host, 0, EMMC_MIN_FREQ);
  67
  68         host->mmc = &plat->mmc;
  69         if (ret)
  70                 return ret;
  71         host->mmc->priv = &prv->host;
  72         host->mmc->dev = dev;
  73         upriv->mmc = host->mmc;
  74
  75         return sdhci_probe(dev);
  76 }
  77
  78 static int arasan_sdhci_ofdata_to_platdata(struct udevice *dev)
  79 {
  80 #if !CONFIG_IS_ENABLED(OF_PLATDATA)
  81         struct sdhci_host *host = dev_get_priv(dev);
  82
  83         host->name = dev->name;
  84         host->ioaddr = dev_read_addr_ptr(dev);
  85 #endif
  86
  87         return 0;
  88 }
  89
  90 static int rockchip_sdhci_bind(struct udevice *dev)
  91 {
  92         struct rockchip_sdhc_plat *plat = dev_get_platdata(dev);
  93
  94         return sdhci_bind(dev, &plat->mmc, &plat->cfg);
  95 }
  96
  97 static const struct udevice_id arasan_sdhci_ids[] = {
  98         { .compatible = "arasan,sdhci-5.1" },
  99         { }
 100 };
 101
 102 U_BOOT_DRIVER(arasan_sdhci_drv) = {
 103         .name           = "rockchip_rk3399_sdhci_5_1",
 104         .id             = UCLASS_MMC,
 105         .of_match       = arasan_sdhci_ids,
 106         .ofdata_to_platdata = arasan_sdhci_ofdata_to_platdata,
 107         .ops            = &sdhci_ops,
 108         .bind           = rockchip_sdhci_bind,
 109         .probe          = arasan_sdhci_probe,
 110         .priv_auto_alloc_size = sizeof(struct rockchip_sdhc),
 111         .platdata_auto_alloc_size = sizeof(struct rockchip_sdhc_plat),
 112 };