4 * Copyright(c) 2020 Cornelis Networks, Inc.
5 * Copyright(c) 2015-2020 Intel Corporation.
7 * This file is provided under a dual BSD/GPLv2 license. When using or
8 * redistributing this file, you may do so under either license.
12 * This program is free software; you can redistribute it and/or modify
13 * it under the terms of version 2 of the GNU General Public License as
14 * published by the Free Software Foundation.
16 * This program is distributed in the hope that it will be useful, but
17 * WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
19 * General Public License for more details.
23 * Redistribution and use in source and binary forms, with or without
24 * modification, are permitted provided that the following conditions
27 * - Redistributions of source code must retain the above copyright
28 * notice, this list of conditions and the following disclaimer.
29 * - Redistributions in binary form must reproduce the above copyright
30 * notice, this list of conditions and the following disclaimer in
31 * the documentation and/or other materials provided with the
33 * - Neither the name of Intel Corporation nor the names of its
34 * contributors may be used to endorse or promote products derived
35 * from this software without specific prior written permission.
37 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
38 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
39 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
40 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
41 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
42 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
43 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
44 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
45 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
46 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
47 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
51 #include <linux/interrupt.h>
52 #include <linux/pci.h>
53 #include <linux/dma-mapping.h>
54 #include <linux/mutex.h>
55 #include <linux/list.h>
56 #include <linux/scatterlist.h>
57 #include <linux/slab.h>
60 #include <linux/completion.h>
61 #include <linux/kref.h>
62 #include <linux/sched.h>
63 #include <linux/cdev.h>
64 #include <linux/delay.h>
65 #include <linux/kthread.h>
66 #include <linux/i2c.h>
67 #include <linux/i2c-algo-bit.h>
68 #include <linux/xarray.h>
69 #include <rdma/ib_hdrs.h>
70 #include <rdma/opa_addr.h>
71 #include <linux/rhashtable.h>
72 #include <rdma/rdma_vt.h>
74 #include "chip_registers.h"
86 /* bumped 1 from s/w major version of TrueScale */
87 #define HFI1_CHIP_VERS_MAJ 3U
89 /* don't care about this except printing */
90 #define HFI1_CHIP_VERS_MIN 0U
92 /* The Organization Unique Identifier (Mfg code), and its position in GUID */
93 #define HFI1_OUI 0x001175
94 #define HFI1_OUI_LSB 40
96 #define DROP_PACKET_OFF 0
97 #define DROP_PACKET_ON 1
99 #define NEIGHBOR_TYPE_HFI 0
100 #define NEIGHBOR_TYPE_SWITCH 1
102 #define HFI1_MAX_ACTIVE_WORKQUEUE_ENTRIES 5
104 extern unsigned long hfi1_cap_mask;
105 #define HFI1_CAP_KGET_MASK(mask, cap) ((mask) & HFI1_CAP_##cap)
106 #define HFI1_CAP_UGET_MASK(mask, cap) \
107 (((mask) >> HFI1_CAP_USER_SHIFT) & HFI1_CAP_##cap)
108 #define HFI1_CAP_KGET(cap) (HFI1_CAP_KGET_MASK(hfi1_cap_mask, cap))
109 #define HFI1_CAP_UGET(cap) (HFI1_CAP_UGET_MASK(hfi1_cap_mask, cap))
110 #define HFI1_CAP_IS_KSET(cap) (!!HFI1_CAP_KGET(cap))
111 #define HFI1_CAP_IS_USET(cap) (!!HFI1_CAP_UGET(cap))
112 #define HFI1_MISC_GET() ((hfi1_cap_mask >> HFI1_CAP_MISC_SHIFT) & \
114 /* Offline Disabled Reason is 4-bits */
115 #define HFI1_ODR_MASK(rsn) ((rsn) & OPA_PI_MASK_OFFLINE_REASON)
118 * Control context is always 0 and handles the error packets.
119 * It also handles the VL15 and multicast packets.
121 #define HFI1_CTRL_CTXT 0
124 * Driver context will store software counters for each of the events
125 * associated with these status registers
127 #define NUM_CCE_ERR_STATUS_COUNTERS 41
128 #define NUM_RCV_ERR_STATUS_COUNTERS 64
129 #define NUM_MISC_ERR_STATUS_COUNTERS 13
130 #define NUM_SEND_PIO_ERR_STATUS_COUNTERS 36
131 #define NUM_SEND_DMA_ERR_STATUS_COUNTERS 4
132 #define NUM_SEND_EGRESS_ERR_STATUS_COUNTERS 64
133 #define NUM_SEND_ERR_STATUS_COUNTERS 3
134 #define NUM_SEND_CTXT_ERR_STATUS_COUNTERS 5
135 #define NUM_SEND_DMA_ENG_ERR_STATUS_COUNTERS 24
138 * per driver stats, either not device nor port-specific, or
139 * summed over all of the devices and ports.
140 * They are described by name via ipathfs filesystem, so layout
141 * and number of elements can change without breaking compatibility.
142 * If members are added or deleted hfi1_statnames[] in debugfs.c must
145 struct hfi1_ib_stats {
146 __u64 sps_ints; /* number of interrupts handled */
147 __u64 sps_errints; /* number of error interrupts */
148 __u64 sps_txerrs; /* tx-related packet errors */
149 __u64 sps_rcverrs; /* non-crc rcv packet errors */
150 __u64 sps_hwerrs; /* hardware errors reported (parity, etc.) */
151 __u64 sps_nopiobufs; /* no pio bufs avail from kernel */
152 __u64 sps_ctxts; /* number of contexts currently open */
153 __u64 sps_lenerrs; /* number of kernel packets where RHF != LRH len */
158 extern struct hfi1_ib_stats hfi1_stats;
159 extern const struct pci_error_handlers hfi1_pci_err_handler;
161 extern int num_driver_cntrs;
164 * First-cut criterion for "device is active" is
165 * two thousand dwords combined Tx, Rx traffic per
166 * 5-second interval. SMA packets are 64 dwords,
167 * and occur "a few per second", presumably each way.
169 #define HFI1_TRAFFIC_ACTIVE_THRESHOLD (2000)
172 * Below contains all data related to a single context (formerly called port).
175 struct hfi1_opcode_stats_perctx;
177 struct ctxt_eager_bufs {
178 struct eager_buffer {
187 u32 size; /* total size of eager buffers */
188 u32 rcvtid_size; /* size of each eager rcv tid */
189 u16 count; /* size of buffers array */
190 u16 numbufs; /* number of buffers allocated */
191 u16 alloced; /* number of rcvarray entries used */
192 u16 threshold; /* head update threshold */
196 struct list_head list;
200 struct hfi1_ctxtdata;
201 typedef int (*intr_handler)(struct hfi1_ctxtdata *rcd, int data);
202 typedef void (*rhf_rcv_function_ptr)(struct hfi1_packet *packet);
205 struct list_head queue_head;
206 /* queue head for QP TID resource waiters */
207 u32 enqueue; /* count of tid enqueues */
208 u32 dequeue; /* count of tid dequeues */
211 struct hfi1_ctxtdata {
212 /* rcvhdrq base, needs mmap before useful */
214 /* kernel virtual address where hdrqtail is updated */
215 volatile __le64 *rcvhdrtail_kvaddr;
216 /* so functions that need physical port can get it easily */
217 struct hfi1_pportdata *ppd;
218 /* so file ops can get at unit */
219 struct hfi1_devdata *dd;
220 /* this receive context's assigned PIO ACK send context */
221 struct send_context *sc;
222 /* per context recv functions */
223 const rhf_rcv_function_ptr *rhf_rcv_function_map;
225 * The interrupt handler for a particular receive context can vary
226 * throughout it's lifetime. This is not a lock protected data member so
227 * it must be updated atomically and the prev and new value must always
228 * be valid. Worst case is we process an extra interrupt and up to 64
229 * packets with the wrong interrupt handler.
231 intr_handler do_interrupt;
232 /** fast handler after autoactive */
233 intr_handler fast_handler;
235 intr_handler slow_handler;
236 /* napi pointer assiociated with netdev */
237 struct napi_struct *napi;
238 /* verbs rx_stats per rcd */
239 struct hfi1_opcode_stats_perctx *opstats;
240 /* clear interrupt mask */
242 /* ctxt rcvhdrq head offset */
244 /* number of rcvhdrq entries */
246 u8 ireg; /* clear interrupt register */
247 /* receive packet sequence counter */
249 /* size of each of the rcvhdrq entries */
251 /* offset of RHF within receive header entry */
253 /* dynamic receive available interrupt timeout */
255 /* Indicates that this is vnic context */
257 /* vnic queue index this context is mapped to */
259 /* Is ASPM interrupt supported for this context */
260 bool aspm_intr_supported;
261 /* ASPM state (enabled/disabled) for this context */
263 /* Is ASPM processing enabled for this context (in intr context) */
264 bool aspm_intr_enable;
265 struct ctxt_eager_bufs egrbufs;
266 /* QPs waiting for context processing */
267 struct list_head qp_wait_list;
268 /* tid allocation lists */
269 struct exp_tid_set tid_group_list;
270 struct exp_tid_set tid_used_list;
271 struct exp_tid_set tid_full_list;
273 /* Timer for re-enabling ASPM if interrupt activity quiets down */
274 struct timer_list aspm_timer;
275 /* per-context configuration flags */
277 /* array of tid_groups */
278 struct tid_group *groups;
279 /* mmap of hdrq, must fit in 44 bits */
280 dma_addr_t rcvhdrq_dma;
281 dma_addr_t rcvhdrqtailaddr_dma;
282 /* Last interrupt timestamp */
283 ktime_t aspm_ts_last_intr;
284 /* Last timestamp at which we scheduled a timer for this context */
285 ktime_t aspm_ts_timer_sched;
286 /* Lock to serialize between intr, timer intr and user threads */
287 spinlock_t aspm_lock;
288 /* Reference count the base context usage */
290 /* numa node of this context */
292 /* associated msix interrupt. */
296 /* number of RcvArray groups for this context. */
297 u16 rcv_array_groups;
298 /* index of first eager TID entry. */
300 /* number of expected TID entries */
302 /* index of first expected TID entry. */
304 /* Device context index */
307 /* PSM Specific fields */
308 /* lock protecting all Expected TID data */
309 struct mutex exp_mutex;
310 /* lock protecting all Expected TID data of kernel contexts */
312 /* Queue for QP's waiting for HW TID flows */
313 struct tid_queue flow_queue;
314 /* Queue for QP's waiting for HW receive array entries */
315 struct tid_queue rarr_queue;
316 /* when waiting for rcv or pioavail */
317 wait_queue_head_t wait;
320 /* same size as task_struct .comm[], command that opened context */
321 char comm[TASK_COMM_LEN];
322 /* Bitmask of in use context(s) */
323 DECLARE_BITMAP(in_use_ctxts, HFI1_MAX_SHARED_CTXTS);
324 /* per-context event flags for fileops/intr communication */
325 unsigned long event_flags;
326 /* A page of memory for rcvhdrhead, rcvegrhead, rcvegrtail * N */
327 void *subctxt_uregbase;
328 /* An array of pages for the eager receive buffers * N */
329 void *subctxt_rcvegrbuf;
330 /* An array of pages for the eager header queue entries * N */
331 void *subctxt_rcvhdr_base;
332 /* total number of polled urgent packets */
334 /* saved total number of polled urgent packets for poll edge trigger */
336 /* Type of packets or conditions we want to poll for */
338 /* non-zero if ctxt is being shared. */
340 /* The version of the library which opened this ctxt */
343 * non-zero if ctxt can be shared, and defines the maximum number of
344 * sub-contexts for this device context.
348 /* Bit mask to track free TID RDMA HW flows */
349 unsigned long flow_mask;
350 struct tid_flow_state flows[RXE_NUM_TID_FLOWS];
354 * rcvhdrq_size - return total size in bytes for header queue
355 * @rcd: the receive context
357 * rcvhdrqentsize is in DWs, so we have to convert to bytes
360 static inline u32 rcvhdrq_size(struct hfi1_ctxtdata *rcd)
362 return PAGE_ALIGN(rcd->rcvhdrq_cnt *
363 rcd->rcvhdrqentsize * sizeof(u32));
367 * Represents a single packet at a high level. Put commonly computed things in
368 * here so we do not have to keep doing them over and over. The rule of thumb is
369 * if something is used one time to derive some value, store that something in
370 * here. If it is used multiple times, then store the result of that derivation
377 struct hfi1_ctxtdata *rcd;
380 struct ib_other_headers *ohdr;
382 struct opa_16b_mgmt *mgmt;
405 #define HFI1_PKT_TYPE_9B 0
406 #define HFI1_PKT_TYPE_16B 1
411 #define OPA_16B_L4_MASK 0xFFull
412 #define OPA_16B_SC_MASK 0x1F00000ull
413 #define OPA_16B_SC_SHIFT 20
414 #define OPA_16B_LID_MASK 0xFFFFFull
415 #define OPA_16B_DLID_MASK 0xF000ull
416 #define OPA_16B_DLID_SHIFT 20
417 #define OPA_16B_DLID_HIGH_SHIFT 12
418 #define OPA_16B_SLID_MASK 0xF00ull
419 #define OPA_16B_SLID_SHIFT 20
420 #define OPA_16B_SLID_HIGH_SHIFT 8
421 #define OPA_16B_BECN_MASK 0x80000000ull
422 #define OPA_16B_BECN_SHIFT 31
423 #define OPA_16B_FECN_MASK 0x10000000ull
424 #define OPA_16B_FECN_SHIFT 28
425 #define OPA_16B_L2_MASK 0x60000000ull
426 #define OPA_16B_L2_SHIFT 29
427 #define OPA_16B_PKEY_MASK 0xFFFF0000ull
428 #define OPA_16B_PKEY_SHIFT 16
429 #define OPA_16B_LEN_MASK 0x7FF00000ull
430 #define OPA_16B_LEN_SHIFT 20
431 #define OPA_16B_RC_MASK 0xE000000ull
432 #define OPA_16B_RC_SHIFT 25
433 #define OPA_16B_AGE_MASK 0xFF0000ull
434 #define OPA_16B_AGE_SHIFT 16
435 #define OPA_16B_ENTROPY_MASK 0xFFFFull
438 * OPA 16B L2/L4 Encodings
440 #define OPA_16B_L4_9B 0x00
441 #define OPA_16B_L2_TYPE 0x02
442 #define OPA_16B_L4_FM 0x08
443 #define OPA_16B_L4_IB_LOCAL 0x09
444 #define OPA_16B_L4_IB_GLOBAL 0x0A
445 #define OPA_16B_L4_ETHR OPA_VNIC_L4_ETHR
450 #define OPA_16B_L4_FM_PAD 3 /* fixed 3B pad */
451 #define OPA_16B_L4_FM_HLEN 24 /* 16B(16) + L4_FM(8) */
453 static inline u8 hfi1_16B_get_l4(struct hfi1_16b_header *hdr)
455 return (u8)(hdr->lrh[2] & OPA_16B_L4_MASK);
458 static inline u8 hfi1_16B_get_sc(struct hfi1_16b_header *hdr)
460 return (u8)((hdr->lrh[1] & OPA_16B_SC_MASK) >> OPA_16B_SC_SHIFT);
463 static inline u32 hfi1_16B_get_dlid(struct hfi1_16b_header *hdr)
465 return (u32)((hdr->lrh[1] & OPA_16B_LID_MASK) |
466 (((hdr->lrh[2] & OPA_16B_DLID_MASK) >>
467 OPA_16B_DLID_HIGH_SHIFT) << OPA_16B_DLID_SHIFT));
470 static inline u32 hfi1_16B_get_slid(struct hfi1_16b_header *hdr)
472 return (u32)((hdr->lrh[0] & OPA_16B_LID_MASK) |
473 (((hdr->lrh[2] & OPA_16B_SLID_MASK) >>
474 OPA_16B_SLID_HIGH_SHIFT) << OPA_16B_SLID_SHIFT));
477 static inline u8 hfi1_16B_get_becn(struct hfi1_16b_header *hdr)
479 return (u8)((hdr->lrh[0] & OPA_16B_BECN_MASK) >> OPA_16B_BECN_SHIFT);
482 static inline u8 hfi1_16B_get_fecn(struct hfi1_16b_header *hdr)
484 return (u8)((hdr->lrh[1] & OPA_16B_FECN_MASK) >> OPA_16B_FECN_SHIFT);
487 static inline u8 hfi1_16B_get_l2(struct hfi1_16b_header *hdr)
489 return (u8)((hdr->lrh[1] & OPA_16B_L2_MASK) >> OPA_16B_L2_SHIFT);
492 static inline u16 hfi1_16B_get_pkey(struct hfi1_16b_header *hdr)
494 return (u16)((hdr->lrh[2] & OPA_16B_PKEY_MASK) >> OPA_16B_PKEY_SHIFT);
497 static inline u8 hfi1_16B_get_rc(struct hfi1_16b_header *hdr)
499 return (u8)((hdr->lrh[1] & OPA_16B_RC_MASK) >> OPA_16B_RC_SHIFT);
502 static inline u8 hfi1_16B_get_age(struct hfi1_16b_header *hdr)
504 return (u8)((hdr->lrh[3] & OPA_16B_AGE_MASK) >> OPA_16B_AGE_SHIFT);
507 static inline u16 hfi1_16B_get_len(struct hfi1_16b_header *hdr)
509 return (u16)((hdr->lrh[0] & OPA_16B_LEN_MASK) >> OPA_16B_LEN_SHIFT);
512 static inline u16 hfi1_16B_get_entropy(struct hfi1_16b_header *hdr)
514 return (u16)(hdr->lrh[3] & OPA_16B_ENTROPY_MASK);
517 #define OPA_16B_MAKE_QW(low_dw, high_dw) (((u64)(high_dw) << 32) | (low_dw))
522 #define OPA_16B_BTH_PAD_MASK 7
523 static inline u8 hfi1_16B_bth_get_pad(struct ib_other_headers *ohdr)
525 return (u8)((be32_to_cpu(ohdr->bth[0]) >> IB_BTH_PAD_SHIFT) &
526 OPA_16B_BTH_PAD_MASK);
532 #define OPA_16B_MGMT_QPN_MASK 0xFFFFFF
533 static inline u32 hfi1_16B_get_dest_qpn(struct opa_16b_mgmt *mgmt)
535 return be32_to_cpu(mgmt->dest_qpn) & OPA_16B_MGMT_QPN_MASK;
538 static inline u32 hfi1_16B_get_src_qpn(struct opa_16b_mgmt *mgmt)
540 return be32_to_cpu(mgmt->src_qpn) & OPA_16B_MGMT_QPN_MASK;
543 static inline void hfi1_16B_set_qpn(struct opa_16b_mgmt *mgmt,
544 u32 dest_qp, u32 src_qp)
546 mgmt->dest_qpn = cpu_to_be32(dest_qp & OPA_16B_MGMT_QPN_MASK);
547 mgmt->src_qpn = cpu_to_be32(src_qp & OPA_16B_MGMT_QPN_MASK);
551 * hfi1_get_rc_ohdr - get extended header
552 * @opah - the opaheader
554 static inline struct ib_other_headers *
555 hfi1_get_rc_ohdr(struct hfi1_opa_header *opah)
557 struct ib_other_headers *ohdr;
558 struct ib_header *hdr = NULL;
559 struct hfi1_16b_header *hdr_16b = NULL;
561 /* Find out where the BTH is */
562 if (opah->hdr_type == HFI1_PKT_TYPE_9B) {
564 if (ib_get_lnh(hdr) == HFI1_LRH_BTH)
567 ohdr = &hdr->u.l.oth;
571 hdr_16b = &opah->opah;
572 l4 = hfi1_16B_get_l4(hdr_16b);
573 if (l4 == OPA_16B_L4_IB_LOCAL)
574 ohdr = &hdr_16b->u.oth;
576 ohdr = &hdr_16b->u.l.oth;
581 struct rvt_sge_state;
584 * Get/Set IB link-level config parameters for f_get/set_ib_cfg()
585 * Mostly for MADs that set or query link parameters, also ipath
588 #define HFI1_IB_CFG_LIDLMC 0 /* LID (LS16b) and Mask (MS16b) */
589 #define HFI1_IB_CFG_LWID_DG_ENB 1 /* allowed Link-width downgrade */
590 #define HFI1_IB_CFG_LWID_ENB 2 /* allowed Link-width */
591 #define HFI1_IB_CFG_LWID 3 /* currently active Link-width */
592 #define HFI1_IB_CFG_SPD_ENB 4 /* allowed Link speeds */
593 #define HFI1_IB_CFG_SPD 5 /* current Link spd */
594 #define HFI1_IB_CFG_RXPOL_ENB 6 /* Auto-RX-polarity enable */
595 #define HFI1_IB_CFG_LREV_ENB 7 /* Auto-Lane-reversal enable */
596 #define HFI1_IB_CFG_LINKLATENCY 8 /* Link Latency (IB1.2 only) */
597 #define HFI1_IB_CFG_HRTBT 9 /* IB heartbeat off/enable/auto; DDR/QDR only */
598 #define HFI1_IB_CFG_OP_VLS 10 /* operational VLs */
599 #define HFI1_IB_CFG_VL_HIGH_CAP 11 /* num of VL high priority weights */
600 #define HFI1_IB_CFG_VL_LOW_CAP 12 /* num of VL low priority weights */
601 #define HFI1_IB_CFG_OVERRUN_THRESH 13 /* IB overrun threshold */
602 #define HFI1_IB_CFG_PHYERR_THRESH 14 /* IB PHY error threshold */
603 #define HFI1_IB_CFG_LINKDEFAULT 15 /* IB link default (sleep/poll) */
604 #define HFI1_IB_CFG_PKEYS 16 /* update partition keys */
605 #define HFI1_IB_CFG_MTU 17 /* update MTU in IBC */
606 #define HFI1_IB_CFG_VL_HIGH_LIMIT 19
607 #define HFI1_IB_CFG_PMA_TICKS 20 /* PMA sample tick resolution */
608 #define HFI1_IB_CFG_PORT 21 /* switch port we are connected to */
611 * HFI or Host Link States
613 * These describe the states the driver thinks the logical and physical
614 * states are in. Used as an argument to set_link_state(). Implemented
615 * as bits for easy multi-state checking. The actual state can only be
618 #define __HLS_UP_INIT_BP 0
619 #define __HLS_UP_ARMED_BP 1
620 #define __HLS_UP_ACTIVE_BP 2
621 #define __HLS_DN_DOWNDEF_BP 3 /* link down default */
622 #define __HLS_DN_POLL_BP 4
623 #define __HLS_DN_DISABLE_BP 5
624 #define __HLS_DN_OFFLINE_BP 6
625 #define __HLS_VERIFY_CAP_BP 7
626 #define __HLS_GOING_UP_BP 8
627 #define __HLS_GOING_OFFLINE_BP 9
628 #define __HLS_LINK_COOLDOWN_BP 10
630 #define HLS_UP_INIT BIT(__HLS_UP_INIT_BP)
631 #define HLS_UP_ARMED BIT(__HLS_UP_ARMED_BP)
632 #define HLS_UP_ACTIVE BIT(__HLS_UP_ACTIVE_BP)
633 #define HLS_DN_DOWNDEF BIT(__HLS_DN_DOWNDEF_BP) /* link down default */
634 #define HLS_DN_POLL BIT(__HLS_DN_POLL_BP)
635 #define HLS_DN_DISABLE BIT(__HLS_DN_DISABLE_BP)
636 #define HLS_DN_OFFLINE BIT(__HLS_DN_OFFLINE_BP)
637 #define HLS_VERIFY_CAP BIT(__HLS_VERIFY_CAP_BP)
638 #define HLS_GOING_UP BIT(__HLS_GOING_UP_BP)
639 #define HLS_GOING_OFFLINE BIT(__HLS_GOING_OFFLINE_BP)
640 #define HLS_LINK_COOLDOWN BIT(__HLS_LINK_COOLDOWN_BP)
642 #define HLS_UP (HLS_UP_INIT | HLS_UP_ARMED | HLS_UP_ACTIVE)
643 #define HLS_DOWN ~(HLS_UP)
645 #define HLS_DEFAULT HLS_DN_POLL
647 /* use this MTU size if none other is given */
648 #define HFI1_DEFAULT_ACTIVE_MTU 10240
649 /* use this MTU size as the default maximum */
650 #define HFI1_DEFAULT_MAX_MTU 10240
651 /* default partition key */
652 #define DEFAULT_PKEY 0xffff
655 * Possible fabric manager config parameters for fm_{get,set}_table()
657 #define FM_TBL_VL_HIGH_ARB 1 /* Get/set VL high prio weights */
658 #define FM_TBL_VL_LOW_ARB 2 /* Get/set VL low prio weights */
659 #define FM_TBL_BUFFER_CONTROL 3 /* Get/set Buffer Control */
660 #define FM_TBL_SC2VLNT 4 /* Get/set SC->VLnt */
661 #define FM_TBL_VL_PREEMPT_ELEMS 5 /* Get (no set) VL preempt elems */
662 #define FM_TBL_VL_PREEMPT_MATRIX 6 /* Get (no set) VL preempt matrix */
665 * Possible "operations" for f_rcvctrl(ppd, op, ctxt)
666 * these are bits so they can be combined, e.g.
667 * HFI1_RCVCTRL_INTRAVAIL_ENB | HFI1_RCVCTRL_CTXT_ENB
669 #define HFI1_RCVCTRL_TAILUPD_ENB 0x01
670 #define HFI1_RCVCTRL_TAILUPD_DIS 0x02
671 #define HFI1_RCVCTRL_CTXT_ENB 0x04
672 #define HFI1_RCVCTRL_CTXT_DIS 0x08
673 #define HFI1_RCVCTRL_INTRAVAIL_ENB 0x10
674 #define HFI1_RCVCTRL_INTRAVAIL_DIS 0x20
675 #define HFI1_RCVCTRL_PKEY_ENB 0x40 /* Note, default is enabled */
676 #define HFI1_RCVCTRL_PKEY_DIS 0x80
677 #define HFI1_RCVCTRL_TIDFLOW_ENB 0x0400
678 #define HFI1_RCVCTRL_TIDFLOW_DIS 0x0800
679 #define HFI1_RCVCTRL_ONE_PKT_EGR_ENB 0x1000
680 #define HFI1_RCVCTRL_ONE_PKT_EGR_DIS 0x2000
681 #define HFI1_RCVCTRL_NO_RHQ_DROP_ENB 0x4000
682 #define HFI1_RCVCTRL_NO_RHQ_DROP_DIS 0x8000
683 #define HFI1_RCVCTRL_NO_EGR_DROP_ENB 0x10000
684 #define HFI1_RCVCTRL_NO_EGR_DROP_DIS 0x20000
685 #define HFI1_RCVCTRL_URGENT_ENB 0x40000
686 #define HFI1_RCVCTRL_URGENT_DIS 0x80000
688 /* partition enforcement flags */
689 #define HFI1_PART_ENFORCE_IN 0x1
690 #define HFI1_PART_ENFORCE_OUT 0x2
692 /* how often we check for synthetic counter wrap around */
693 #define SYNTH_CNT_TIME 3
696 #define CNTR_NORMAL 0x0 /* Normal counters, just read register */
697 #define CNTR_SYNTH 0x1 /* Synthetic counters, saturate at all 1s */
698 #define CNTR_DISABLED 0x2 /* Disable this counter */
699 #define CNTR_32BIT 0x4 /* Simulate 64 bits for this counter */
700 #define CNTR_VL 0x8 /* Per VL counter */
701 #define CNTR_SDMA 0x10
702 #define CNTR_INVALID_VL -1 /* Specifies invalid VL */
703 #define CNTR_MODE_W 0x0
704 #define CNTR_MODE_R 0x1
706 /* VLs Supported/Operational */
707 #define HFI1_MIN_VLS_SUPPORTED 1
708 #define HFI1_MAX_VLS_SUPPORTED 8
710 #define HFI1_GUIDS_PER_PORT 5
711 #define HFI1_PORT_GUID_INDEX 0
713 static inline void incr_cntr64(u64 *cntr)
715 if (*cntr < (u64)-1LL)
719 #define MAX_NAME_SIZE 64
720 struct hfi1_msix_entry {
725 struct irq_affinity_notify notify;
728 struct hfi1_msix_info {
729 /* lock to synchronize in_use_msix access */
730 spinlock_t msix_lock;
731 DECLARE_BITMAP(in_use_msix, CCE_NUM_MSIX_VECTORS);
732 struct hfi1_msix_entry *msix_entries;
736 /* per-SL CCA information */
738 struct hrtimer hrtimer;
739 struct hfi1_pportdata *ppd; /* read-only */
740 int sl; /* read-only */
741 u16 ccti; /* read/write - current value of CCTI */
744 struct link_down_reason {
746 * SMA-facing value. Should be set from .latest when
747 * HLS_UP_* -> HLS_DN_* transition actually occurs.
759 struct vl_arb_cache {
760 /* protect vl arb cache */
762 struct ib_vl_weight_elem table[VL_ARB_TABLE_SIZE];
766 * The structure below encapsulates data relevant to a physical IB Port.
767 * Current chips support only one such port, but the separation
768 * clarifies things a bit. Note that to conform to IB conventions,
769 * port-numbers are one-based. The first or only port is port1.
771 struct hfi1_pportdata {
772 struct hfi1_ibport ibport_data;
774 struct hfi1_devdata *dd;
775 struct kobject pport_cc_kobj;
776 struct kobject sc2vl_kobj;
777 struct kobject sl2sc_kobj;
778 struct kobject vl2mtu_kobj;
781 struct qsfp_data qsfp_info;
782 /* Values for SI tuning of SerDes */
792 /* did we read platform config from scratch registers? */
793 bool config_from_scratch;
795 /* GUIDs for this interface, in host order, guids[0] is a port guid */
796 u64 guids[HFI1_GUIDS_PER_PORT];
798 /* GUID for peer interface, in host order */
801 /* up or down physical link state */
805 * this address is mapped read-only into user processes so they can
806 * get status cheaply, whenever they want. One qword of status per port
810 /* SendDMA related entries */
812 struct workqueue_struct *hfi1_wq;
813 struct workqueue_struct *link_wq;
815 /* move out of interrupt context */
816 struct work_struct link_vc_work;
817 struct work_struct link_up_work;
818 struct work_struct link_down_work;
819 struct work_struct sma_message_work;
820 struct work_struct freeze_work;
821 struct work_struct link_downgrade_work;
822 struct work_struct link_bounce_work;
823 struct delayed_work start_link_work;
824 /* host link state variables */
825 struct mutex hls_lock;
828 /* these are the "32 bit" regs */
830 u32 ibmtu; /* The MTU programmed for this unit */
832 * Current max size IB packet (in bytes) including IB headers, that
833 * we can send. Changes when ibmtu changes.
836 u32 current_egress_rate; /* units [10^6 bits/sec] */
837 /* LID programmed for this instance */
839 /* list of pkeys programmed; 0 if not set */
840 u16 pkeys[MAX_PKEY_VALUES];
841 u16 link_width_supported;
842 u16 link_width_downgrade_supported;
843 u16 link_speed_supported;
844 u16 link_width_enabled;
845 u16 link_width_downgrade_enabled;
846 u16 link_speed_enabled;
847 u16 link_width_active;
848 u16 link_width_downgrade_tx_active;
849 u16 link_width_downgrade_rx_active;
850 u16 link_speed_active;
853 u8 actual_vls_operational;
854 /* LID mask control */
856 /* Rx Polarity inversion (compensate for ~tx on partner) */
859 u8 hw_pidx; /* physical port index */
860 u32 port; /* IB port number and index into dd->pports - 1 */
861 /* type of neighbor node */
864 u8 neighbor_fm_security; /* 1 if firmware checking is disabled */
865 u8 neighbor_port_number;
866 u8 is_sm_config_started;
867 u8 offline_disabled_reason;
868 u8 is_active_optimize_enabled;
869 u8 driver_link_ready; /* driver ready for active link */
870 u8 link_enabled; /* link enabled? */
872 u8 local_tx_rate; /* rate given to 8051 firmware */
875 /* placeholders for IB MAD packet settings */
876 u8 overrun_threshold;
877 u8 phy_error_threshold;
878 unsigned int is_link_down_queued;
880 /* Used to override LED behavior for things like maintenance beaconing*/
882 * Alternates per phase of blink
883 * [0] holds LED off duration, [1] holds LED on duration
885 unsigned long led_override_vals[2];
886 u8 led_override_phase; /* LSB picks from vals[] */
887 atomic_t led_override_timer_active;
888 /* Used to flash LEDs in override mode */
889 struct timer_list led_override_timer;
895 * cca_timer_lock protects access to the per-SL cca_timer
896 * structures (specifically the ccti member).
898 spinlock_t cca_timer_lock ____cacheline_aligned_in_smp;
899 struct cca_timer cca_timer[OPA_MAX_SLS];
901 /* List of congestion control table entries */
902 struct ib_cc_table_entry_shadow ccti_entries[CC_TABLE_SHADOW_MAX];
904 /* congestion entries, each entry corresponding to a SL */
905 struct opa_congestion_setting_entry_shadow
906 congestion_entries[OPA_MAX_SLS];
909 * cc_state_lock protects (write) access to the per-port
912 spinlock_t cc_state_lock ____cacheline_aligned_in_smp;
914 struct cc_state __rcu *cc_state;
916 /* Total number of congestion control table entries */
919 /* Bit map identifying service level */
920 u32 cc_sl_control_map;
922 /* CA's max number of 64 entry units in the congestion control table */
923 u8 cc_max_table_entries;
926 * begin congestion log related entries
927 * cc_log_lock protects all congestion log related data
929 spinlock_t cc_log_lock ____cacheline_aligned_in_smp;
930 u8 threshold_cong_event_map[OPA_MAX_SLS / 8];
931 u16 threshold_event_counter;
932 struct opa_hfi1_cong_log_event_internal cc_events[OPA_CONG_LOG_ELEMS];
933 int cc_log_idx; /* index for logging events */
934 int cc_mad_idx; /* index for reporting events */
935 /* end congestion log related entries */
937 struct vl_arb_cache vl_arb_cache[MAX_PRIO_TABLE];
939 /* port relative counter buffer */
941 /* port relative synthetic counter buffer */
943 /* port_xmit_discards are synthesized from different egress errors */
944 u64 port_xmit_discards;
945 u64 port_xmit_discards_vl[C_VL_COUNT];
946 u64 port_xmit_constraint_errors;
947 u64 port_rcv_constraint_errors;
948 /* count of 'link_err' interrupts from DC */
950 /* number of times link retrained successfully */
952 /* number of times a link unknown frame was reported */
953 u64 unknown_frame_count;
954 /* port_ltp_crc_mode is returned in 'portinfo' MADs */
955 u16 port_ltp_crc_mode;
956 /* port_crc_mode_enabled is the crc we support */
957 u8 port_crc_mode_enabled;
958 /* mgmt_allowed is also returned in 'portinfo' MADs */
960 u8 part_enforce; /* partition enforcement flags */
961 struct link_down_reason local_link_down_reason;
962 struct link_down_reason neigh_link_down_reason;
963 /* Value to be sent to link peer on LinkDown .*/
964 u8 remote_link_down_reason;
965 /* Error events that will cause a port bounce. */
966 u32 port_error_action;
967 struct work_struct linkstate_active_work;
968 /* Does this port need to prescan for FECNs */
971 * Sample sendWaitCnt & sendWaitVlCnt during link transition
972 * and counter request.
974 u64 port_vl_xmit_wait_last[C_VL_COUNT + 1];
976 u64 vl_xmit_flit_cnt[C_VL_COUNT + 1];
979 typedef void (*opcode_handler)(struct hfi1_packet *packet);
980 typedef void (*hfi1_make_req)(struct rvt_qp *qp,
981 struct hfi1_pkt_state *ps,
982 struct rvt_swqe *wqe);
983 extern const rhf_rcv_function_ptr normal_rhf_rcv_functions[];
984 extern const rhf_rcv_function_ptr netdev_rhf_rcv_functions[];
986 /* return values for the RHF receive functions */
987 #define RHF_RCV_CONTINUE 0 /* keep going */
988 #define RHF_RCV_DONE 1 /* stop, this packet processed */
989 #define RHF_RCV_REPROCESS 2 /* stop. retain this packet */
991 struct rcv_array_data {
999 struct send_context *sc;
1002 /* 16 to directly index */
1003 #define PER_VL_SEND_CONTEXTS 16
1005 struct err_info_rcvport {
1011 struct err_info_constraint {
1018 unsigned int curr; /* current temperature */
1019 unsigned int lo_lim; /* low temperature limit */
1020 unsigned int hi_lim; /* high temperature limit */
1021 unsigned int crit_lim; /* critical temperature limit */
1022 u8 triggers; /* temperature triggers */
1025 struct hfi1_i2c_bus {
1026 struct hfi1_devdata *controlling_dd; /* current controlling device */
1027 struct i2c_adapter adapter; /* bus details */
1028 struct i2c_algo_bit_data algo; /* bus algorithm details */
1029 int num; /* bus number, 0 or 1 */
1032 /* common data between shared ASIC HFIs */
1033 struct hfi1_asic_data {
1034 struct hfi1_devdata *dds[2]; /* back pointers */
1035 struct mutex asic_resource_mutex;
1036 struct hfi1_i2c_bus *i2c_bus0;
1037 struct hfi1_i2c_bus *i2c_bus1;
1040 /* sizes for both the QP and RSM map tables */
1041 #define NUM_MAP_ENTRIES 256
1042 #define NUM_MAP_REGS 32
1044 /* Virtual NIC information */
1045 struct hfi1_vnic_data {
1046 struct kmem_cache *txreq_cache;
1050 struct hfi1_vnic_vport_info;
1052 /* device data struct now contains only "general per-device" info.
1053 * fields related to a physical IB port are in a hfi1_pportdata struct.
1058 #define BOARD_VERS_MAX 96 /* how long the version string can be */
1059 #define SERIAL_MAX 16 /* length of the serial number */
1061 typedef int (*send_routine)(struct rvt_qp *, struct hfi1_pkt_state *, u64);
1062 struct hfi1_netdev_rx;
1063 struct hfi1_devdata {
1064 struct hfi1_ibdev verbs_dev; /* must be first */
1065 /* pointers to related structs for this device */
1066 /* pci access data structure */
1067 struct pci_dev *pcidev;
1068 struct cdev user_cdev;
1069 struct cdev diag_cdev;
1070 struct cdev ui_cdev;
1071 struct device *user_device;
1072 struct device *diag_device;
1073 struct device *ui_device;
1075 /* first mapping up to RcvArray */
1076 u8 __iomem *kregbase1;
1077 resource_size_t physaddr;
1079 /* second uncached mapping from RcvArray to pio send buffers */
1080 u8 __iomem *kregbase2;
1081 /* for detecting offset above kregbase2 address */
1084 /* Per VL data. Enough for all VLs but not all elements are set/used. */
1085 struct per_vl_data vld[PER_VL_SEND_CONTEXTS];
1086 /* send context data */
1087 struct send_context_info *send_contexts;
1088 /* map hardware send contexts to software index */
1090 /* spinlock for allocating and releasing send context resources */
1092 /* lock for pio_map */
1093 spinlock_t pio_map_lock;
1094 /* Send Context initialization lock. */
1095 spinlock_t sc_init_lock;
1096 /* lock for sdma_map */
1097 spinlock_t sde_map_lock;
1098 /* array of kernel send contexts */
1099 struct send_context **kernel_send_context;
1100 /* array of vl maps */
1101 struct pio_vl_map __rcu *pio_map;
1102 /* default flags to last descriptor */
1105 /* fields common to all SDMA engines */
1107 volatile __le64 *sdma_heads_dma; /* DMA'ed by chip */
1108 dma_addr_t sdma_heads_phys;
1109 void *sdma_pad_dma; /* DMA'ed by chip */
1110 dma_addr_t sdma_pad_phys;
1111 /* for deallocation */
1112 size_t sdma_heads_size;
1115 /* array of engines sized by num_sdma */
1116 struct sdma_engine *per_sdma;
1117 /* array of vl maps */
1118 struct sdma_vl_map __rcu *sdma_map;
1119 /* SPC freeze waitqueue and variable */
1120 wait_queue_head_t sdma_unfreeze_wq;
1121 atomic_t sdma_unfreeze_count;
1123 u32 lcb_access_count; /* count of LCB users */
1125 /* common data between shared ASIC HFIs in this OS */
1126 struct hfi1_asic_data *asic_data;
1128 /* mem-mapped pointer to base of PIO buffers */
1129 void __iomem *piobase;
1131 * write-combining mem-mapped pointer to base of RcvArray
1134 void __iomem *rcvarray_wc;
1136 * credit return base - a per-NUMA range of DMA address that
1137 * the chip will use to update the per-context free counter
1139 struct credit_return_base *cr_base;
1141 /* send context numbers and sizes for each type */
1142 struct sc_config_sizes sc_sizes[SC_MAX];
1144 char *boardname; /* human readable board info */
1151 u64 z_send_schedule;
1153 u64 __percpu *send_schedule;
1154 /* number of reserved contexts for netdev usage */
1155 u16 num_netdev_contexts;
1156 /* number of receive contexts in use by the driver */
1157 u32 num_rcv_contexts;
1158 /* number of pio send contexts in use by the driver */
1159 u32 num_send_contexts;
1161 * number of ctxts available for PSM open
1164 /* total number of available user/PSM contexts */
1165 u32 num_user_contexts;
1166 /* base receive interrupt timeout, in CSR units */
1167 u32 rcv_intr_timeout_csr;
1169 spinlock_t sendctrl_lock; /* protect changes to SendCtrl */
1170 spinlock_t rcvctrl_lock; /* protect changes to RcvCtrl */
1171 spinlock_t uctxt_lock; /* protect rcd changes */
1172 struct mutex dc8051_lock; /* exclusive access to 8051 */
1173 struct workqueue_struct *update_cntr_wq;
1174 struct work_struct update_cntr_work;
1175 /* exclusive access to 8051 memory */
1176 spinlock_t dc8051_memlock;
1177 int dc8051_timed_out; /* remember if the 8051 timed out */
1179 * A page that will hold event notification bitmaps for all
1180 * contexts. This page will be mapped into all processes.
1182 unsigned long *events;
1184 * per unit status, see also portdata statusp
1185 * mapped read-only into user processes so they can get unit and
1186 * IB link status cheaply
1188 struct hfi1_status *status;
1190 /* revision register shadow */
1192 /* Base GUID for device (network order) */
1195 /* both sides of the PCIe link are gen3 capable */
1196 u8 link_gen3_capable;
1198 /* localbus width (1, 2,4,8,16,32) from config space */
1200 /* localbus speed in MHz */
1202 int unit; /* unit # of this chip */
1203 int node; /* home node of this chip */
1205 /* save these PCI fields to restore after a reset */
1217 * ASCII serial number, from flash, large enough for original
1218 * all digit strings, and longer serial number format
1220 u8 serial[SERIAL_MAX];
1221 /* human readable board version */
1222 u8 boardversion[BOARD_VERS_MAX];
1223 u8 lbus_info[32]; /* human readable localbus info */
1224 /* chip major rev, from CceRevision */
1226 /* chip minor rev, from CceRevision */
1230 /* implementation code */
1232 /* vAU of this device */
1234 /* vCU of this device */
1236 /* link credits of this device */
1238 /* initial vl15 credits to use */
1242 * Cached value for vl15buf, read during verify cap interrupt. VL15
1243 * credits are to be kept at 0 and set when handling the link-up
1244 * interrupt. This removes the possibility of receiving VL15 MAD
1245 * packets before this HFI is ready.
1249 /* Misc small ints */
1253 u16 irev; /* implementation revision */
1254 u32 dc8051_ver; /* 8051 firmware version */
1256 spinlock_t hfi1_diag_trans_lock; /* protect diag observer ops */
1257 struct platform_config platform_config;
1258 struct platform_config_cache pcfg_cache;
1260 struct diag_client *diag_client;
1262 /* general interrupt: mask of handled interrupts */
1263 u64 gi_mask[CCE_NUM_INT_CSRS];
1265 struct rcv_array_data rcv_entries;
1267 /* cycle length of PS* counters in HW (in picoseconds) */
1268 u16 psxmitwait_check_rate;
1271 * 64 bit synthetic counters
1273 struct timer_list synth_stats_timer;
1275 /* MSI-X information */
1276 struct hfi1_msix_info msix_info;
1282 size_t cntrnameslen;
1288 * remembered values for synthetic counters
1297 char *portcntrnames;
1298 size_t portcntrnameslen;
1300 struct err_info_rcvport err_info_rcvport;
1301 struct err_info_constraint err_info_rcv_constraint;
1302 struct err_info_constraint err_info_xmit_constraint;
1304 atomic_t drop_packet;
1306 u8 err_info_uncorrectable;
1307 u8 err_info_fmconfig;
1310 * Software counters for the status bits defined by the
1311 * associated error status registers
1313 u64 cce_err_status_cnt[NUM_CCE_ERR_STATUS_COUNTERS];
1314 u64 rcv_err_status_cnt[NUM_RCV_ERR_STATUS_COUNTERS];
1315 u64 misc_err_status_cnt[NUM_MISC_ERR_STATUS_COUNTERS];
1316 u64 send_pio_err_status_cnt[NUM_SEND_PIO_ERR_STATUS_COUNTERS];
1317 u64 send_dma_err_status_cnt[NUM_SEND_DMA_ERR_STATUS_COUNTERS];
1318 u64 send_egress_err_status_cnt[NUM_SEND_EGRESS_ERR_STATUS_COUNTERS];
1319 u64 send_err_status_cnt[NUM_SEND_ERR_STATUS_COUNTERS];
1321 /* Software counter that spans all contexts */
1322 u64 sw_ctxt_err_status_cnt[NUM_SEND_CTXT_ERR_STATUS_COUNTERS];
1323 /* Software counter that spans all DMA engines */
1324 u64 sw_send_dma_eng_err_status_cnt[
1325 NUM_SEND_DMA_ENG_ERR_STATUS_COUNTERS];
1326 /* Software counter that aggregates all cce_err_status errors */
1327 u64 sw_cce_err_status_aggregate;
1328 /* Software counter that aggregates all bypass packet rcv errors */
1329 u64 sw_rcv_bypass_packet_errors;
1331 /* Save the enabled LCB error bits */
1333 struct cpu_mask_set *comp_vect;
1334 int *comp_vect_mappings;
1335 u32 comp_vect_possible_cpus;
1338 * Capability to have different send engines simply by changing a
1341 send_routine process_pio_send ____cacheline_aligned_in_smp;
1342 send_routine process_dma_send;
1343 void (*pio_inline_send)(struct hfi1_devdata *dd, struct pio_buf *pbuf,
1344 u64 pbc, const void *from, size_t count);
1345 int (*process_vnic_dma_send)(struct hfi1_devdata *dd, u8 q_idx,
1346 struct hfi1_vnic_vport_info *vinfo,
1347 struct sk_buff *skb, u64 pbc, u8 plen);
1348 /* hfi1_pportdata, points to array of (physical) port-specific
1349 * data structs, indexed by pidx (0..n-1)
1351 struct hfi1_pportdata *pport;
1352 /* receive context data */
1353 struct hfi1_ctxtdata **rcd;
1354 u64 __percpu *int_counter;
1355 /* verbs tx opcode stats */
1356 struct hfi1_opcode_stats_perctx __percpu *tx_opstats;
1357 /* device (not port) flags, basically device capabilities */
1359 /* Number of physical ports available */
1361 /* Lowest context number which can be used by user processes or VNIC */
1362 u8 first_dyn_alloc_ctxt;
1363 /* adding a new field here would make it part of this cacheline */
1365 /* seqlock for sc2vl */
1366 seqlock_t sc2vl_lock ____cacheline_aligned_in_smp;
1368 u64 __percpu *rcv_limit;
1369 /* adding a new field here would make it part of this cacheline */
1371 /* OUI comes from the HW. Used everywhere as 3 separate bytes. */
1376 /* Timer and counter used to detect RcvBufOvflCnt changes */
1377 struct timer_list rcverr_timer;
1379 wait_queue_head_t event_queue;
1381 /* receive context tail dummy address */
1382 __le64 *rcvhdrtail_dummy_kvaddr;
1383 dma_addr_t rcvhdrtail_dummy_dma;
1386 /* Serialize ASPM enable/disable between multiple verbs contexts */
1387 spinlock_t aspm_lock;
1388 /* Number of verbs contexts which have disabled ASPM */
1389 atomic_t aspm_disabled_cnt;
1390 /* Keeps track of user space clients */
1391 atomic_t user_refcount;
1392 /* Used to wait for outstanding user space clients before dev removal */
1393 struct completion user_comp;
1395 bool eprom_available; /* true if EPROM is available for this device */
1396 bool aspm_supported; /* Does HW support ASPM */
1397 bool aspm_enabled; /* ASPM state: enabled/disabled */
1398 struct rhashtable *sdma_rht;
1401 struct hfi1_vnic_data vnic;
1402 /* Lock to protect IRQ SRC register access */
1403 spinlock_t irq_src_lock;
1404 int vnic_num_vports;
1405 struct hfi1_netdev_rx *netdev_rx;
1406 struct hfi1_affinity_node *affinity_entry;
1408 /* Keeps track of IPoIB RSM rule users */
1409 atomic_t ipoib_rsm_usr_num;
1412 /* 8051 firmware version helper */
1413 #define dc8051_ver(a, b, c) ((a) << 16 | (b) << 8 | (c))
1414 #define dc8051_ver_maj(a) (((a) & 0xff0000) >> 16)
1415 #define dc8051_ver_min(a) (((a) & 0x00ff00) >> 8)
1416 #define dc8051_ver_patch(a) ((a) & 0x0000ff)
1418 /* f_put_tid types */
1419 #define PT_EXPECTED 0
1421 #define PT_INVALID_FLUSH 2
1422 #define PT_INVALID 3
1426 struct mmu_rb_handler;
1428 /* Private data for file operations */
1429 struct hfi1_filedata {
1430 struct srcu_struct pq_srcu;
1431 struct hfi1_devdata *dd;
1432 struct hfi1_ctxtdata *uctxt;
1433 struct hfi1_user_sdma_comp_q *cq;
1434 /* update side lock for SRCU */
1435 spinlock_t pq_rcu_lock;
1436 struct hfi1_user_sdma_pkt_q __rcu *pq;
1438 /* for cpu affinity; -1 if none */
1442 struct tid_rb_node **entry_to_rb;
1443 spinlock_t tid_lock; /* protect tid_[limit,used] counters */
1447 u32 invalid_tid_idx;
1448 /* protect invalid_tids array and invalid_tid_idx */
1449 spinlock_t invalid_lock;
1452 extern struct xarray hfi1_dev_table;
1453 struct hfi1_devdata *hfi1_lookup(int unit);
1455 static inline unsigned long uctxt_offset(struct hfi1_ctxtdata *uctxt)
1457 return (uctxt->ctxt - uctxt->dd->first_dyn_alloc_ctxt) *
1458 HFI1_MAX_SHARED_CTXTS;
1461 int hfi1_init(struct hfi1_devdata *dd, int reinit);
1462 int hfi1_count_active_units(void);
1464 int hfi1_diag_add(struct hfi1_devdata *dd);
1465 void hfi1_diag_remove(struct hfi1_devdata *dd);
1466 void handle_linkup_change(struct hfi1_devdata *dd, u32 linkup);
1468 void handle_user_interrupt(struct hfi1_ctxtdata *rcd);
1470 int hfi1_create_rcvhdrq(struct hfi1_devdata *dd, struct hfi1_ctxtdata *rcd);
1471 int hfi1_setup_eagerbufs(struct hfi1_ctxtdata *rcd);
1472 int hfi1_create_kctxts(struct hfi1_devdata *dd);
1473 int hfi1_create_ctxtdata(struct hfi1_pportdata *ppd, int numa,
1474 struct hfi1_ctxtdata **rcd);
1475 void hfi1_free_ctxt(struct hfi1_ctxtdata *rcd);
1476 void hfi1_init_pportdata(struct pci_dev *pdev, struct hfi1_pportdata *ppd,
1477 struct hfi1_devdata *dd, u8 hw_pidx, u32 port);
1478 void hfi1_free_ctxtdata(struct hfi1_devdata *dd, struct hfi1_ctxtdata *rcd);
1479 int hfi1_rcd_put(struct hfi1_ctxtdata *rcd);
1480 int hfi1_rcd_get(struct hfi1_ctxtdata *rcd);
1481 struct hfi1_ctxtdata *hfi1_rcd_get_by_index_safe(struct hfi1_devdata *dd,
1483 struct hfi1_ctxtdata *hfi1_rcd_get_by_index(struct hfi1_devdata *dd, u16 ctxt);
1484 int handle_receive_interrupt(struct hfi1_ctxtdata *rcd, int thread);
1485 int handle_receive_interrupt_nodma_rtail(struct hfi1_ctxtdata *rcd, int thread);
1486 int handle_receive_interrupt_dma_rtail(struct hfi1_ctxtdata *rcd, int thread);
1487 int handle_receive_interrupt_napi_fp(struct hfi1_ctxtdata *rcd, int budget);
1488 int handle_receive_interrupt_napi_sp(struct hfi1_ctxtdata *rcd, int budget);
1489 void set_all_slowpath(struct hfi1_devdata *dd);
1491 extern const struct pci_device_id hfi1_pci_tbl[];
1492 void hfi1_make_ud_req_9B(struct rvt_qp *qp,
1493 struct hfi1_pkt_state *ps,
1494 struct rvt_swqe *wqe);
1496 void hfi1_make_ud_req_16B(struct rvt_qp *qp,
1497 struct hfi1_pkt_state *ps,
1498 struct rvt_swqe *wqe);
1500 /* receive packet handler dispositions */
1501 #define RCV_PKT_OK 0x0 /* keep going */
1502 #define RCV_PKT_LIMIT 0x1 /* stop, hit limit, start thread */
1503 #define RCV_PKT_DONE 0x2 /* stop, no more packets detected */
1506 * hfi1_rcd_head - add accessor for rcd head
1509 static inline u32 hfi1_rcd_head(struct hfi1_ctxtdata *rcd)
1515 * hfi1_set_rcd_head - add accessor for rcd head
1517 * @head: the new head
1519 static inline void hfi1_set_rcd_head(struct hfi1_ctxtdata *rcd, u32 head)
1524 /* calculate the current RHF address */
1525 static inline __le32 *get_rhf_addr(struct hfi1_ctxtdata *rcd)
1527 return (__le32 *)rcd->rcvhdrq + rcd->head + rcd->rhf_offset;
1530 /* return DMA_RTAIL configuration */
1531 static inline bool get_dma_rtail_setting(struct hfi1_ctxtdata *rcd)
1533 return !!HFI1_CAP_KGET_MASK(rcd->flags, DMA_RTAIL);
1537 * hfi1_seq_incr_wrap - wrapping increment for sequence
1538 * @seq: the current sequence number
1540 * Returns: the incremented seq
1542 static inline u8 hfi1_seq_incr_wrap(u8 seq)
1544 if (++seq > RHF_MAX_SEQ)
1550 * hfi1_seq_cnt - return seq_cnt member
1551 * @rcd: the receive context
1553 * Return seq_cnt member
1555 static inline u8 hfi1_seq_cnt(struct hfi1_ctxtdata *rcd)
1557 return rcd->seq_cnt;
1561 * hfi1_set_seq_cnt - return seq_cnt member
1562 * @rcd: the receive context
1564 * Return seq_cnt member
1566 static inline void hfi1_set_seq_cnt(struct hfi1_ctxtdata *rcd, u8 cnt)
1572 * last_rcv_seq - is last
1573 * @rcd: the receive context
1576 * return true if last packet
1578 static inline bool last_rcv_seq(struct hfi1_ctxtdata *rcd, u32 seq)
1580 return seq != rcd->seq_cnt;
1584 * rcd_seq_incr - increment context sequence number
1585 * @rcd: the receive context
1586 * @seq: the current sequence number
1588 * Returns: true if the this was the last packet
1590 static inline bool hfi1_seq_incr(struct hfi1_ctxtdata *rcd, u32 seq)
1592 rcd->seq_cnt = hfi1_seq_incr_wrap(rcd->seq_cnt);
1593 return last_rcv_seq(rcd, seq);
1597 * get_hdrqentsize - return hdrq entry size
1598 * @rcd: the receive context
1600 static inline u8 get_hdrqentsize(struct hfi1_ctxtdata *rcd)
1602 return rcd->rcvhdrqentsize;
1606 * get_hdrq_cnt - return hdrq count
1607 * @rcd: the receive context
1609 static inline u16 get_hdrq_cnt(struct hfi1_ctxtdata *rcd)
1611 return rcd->rcvhdrq_cnt;
1615 * hfi1_is_slowpath - check if this context is slow path
1616 * @rcd: the receive context
1618 static inline bool hfi1_is_slowpath(struct hfi1_ctxtdata *rcd)
1620 return rcd->do_interrupt == rcd->slow_handler;
1624 * hfi1_is_fastpath - check if this context is fast path
1625 * @rcd: the receive context
1627 static inline bool hfi1_is_fastpath(struct hfi1_ctxtdata *rcd)
1629 if (rcd->ctxt == HFI1_CTRL_CTXT)
1632 return rcd->do_interrupt == rcd->fast_handler;
1636 * hfi1_set_fast - change to the fast handler
1637 * @rcd: the receive context
1639 static inline void hfi1_set_fast(struct hfi1_ctxtdata *rcd)
1643 if (unlikely(!hfi1_is_fastpath(rcd)))
1644 rcd->do_interrupt = rcd->fast_handler;
1647 int hfi1_reset_device(int);
1649 void receive_interrupt_work(struct work_struct *work);
1651 /* extract service channel from header and rhf */
1652 static inline int hfi1_9B_get_sc5(struct ib_header *hdr, u64 rhf)
1654 return ib_get_sc(hdr) | ((!!(rhf_dc_info(rhf))) << 4);
1657 #define HFI1_JKEY_WIDTH 16
1658 #define HFI1_JKEY_MASK (BIT(16) - 1)
1659 #define HFI1_ADMIN_JKEY_RANGE 32
1662 * J_KEYs are split and allocated in the following groups:
1663 * 0 - 31 - users with administrator privileges
1664 * 32 - 63 - kernel protocols using KDETH packets
1665 * 64 - 65535 - all other users using KDETH packets
1667 static inline u16 generate_jkey(kuid_t uid)
1669 u16 jkey = from_kuid(current_user_ns(), uid) & HFI1_JKEY_MASK;
1671 if (capable(CAP_SYS_ADMIN))
1672 jkey &= HFI1_ADMIN_JKEY_RANGE - 1;
1674 jkey |= BIT(HFI1_JKEY_WIDTH - 1);
1680 * active_egress_rate
1682 * returns the active egress rate in units of [10^6 bits/sec]
1684 static inline u32 active_egress_rate(struct hfi1_pportdata *ppd)
1686 u16 link_speed = ppd->link_speed_active;
1687 u16 link_width = ppd->link_width_active;
1690 if (link_speed == OPA_LINK_SPEED_25G)
1691 egress_rate = 25000;
1692 else /* assume OPA_LINK_SPEED_12_5G */
1693 egress_rate = 12500;
1695 switch (link_width) {
1696 case OPA_LINK_WIDTH_4X:
1699 case OPA_LINK_WIDTH_3X:
1702 case OPA_LINK_WIDTH_2X:
1706 /* assume IB_WIDTH_1X */
1716 * Returns the number of 'fabric clock cycles' to egress a packet
1717 * of length 'len' bytes, at 'rate' Mbit/s. Since the fabric clock
1718 * rate is (approximately) 805 MHz, the units of the returned value
1721 static inline u32 egress_cycles(u32 len, u32 rate)
1728 * (length) [bits] / (rate) [bits/sec]
1729 * ---------------------------------------------------
1730 * fabric_clock_period == 1 /(805 * 10^6) [cycles/sec]
1733 cycles = len * 8; /* bits */
1740 void set_link_ipg(struct hfi1_pportdata *ppd);
1741 void process_becn(struct hfi1_pportdata *ppd, u8 sl, u32 rlid, u32 lqpn,
1742 u32 rqpn, u8 svc_type);
1743 void return_cnp(struct hfi1_ibport *ibp, struct rvt_qp *qp, u32 remote_qpn,
1744 u16 pkey, u32 slid, u32 dlid, u8 sc5,
1745 const struct ib_grh *old_grh);
1746 void return_cnp_16B(struct hfi1_ibport *ibp, struct rvt_qp *qp,
1747 u32 remote_qpn, u16 pkey, u32 slid, u32 dlid,
1748 u8 sc5, const struct ib_grh *old_grh);
1749 typedef void (*hfi1_handle_cnp)(struct hfi1_ibport *ibp, struct rvt_qp *qp,
1750 u32 remote_qpn, u16 pkey, u32 slid, u32 dlid,
1751 u8 sc5, const struct ib_grh *old_grh);
1753 #define PKEY_CHECK_INVALID -1
1754 int egress_pkey_check(struct hfi1_pportdata *ppd, u32 slid, u16 pkey,
1755 u8 sc5, int8_t s_pkey_index);
1757 #define PACKET_EGRESS_TIMEOUT 350
1758 static inline void pause_for_credit_return(struct hfi1_devdata *dd)
1760 /* Pause at least 1us, to ensure chip returns all credits */
1761 u32 usec = cclock_to_ns(dd, PACKET_EGRESS_TIMEOUT) / 1000;
1763 udelay(usec ? usec : 1);
1767 * sc_to_vlt() reverse lookup sc to vl
1771 static inline u8 sc_to_vlt(struct hfi1_devdata *dd, u8 sc5)
1776 if (sc5 >= OPA_MAX_SCS)
1780 seq = read_seqbegin(&dd->sc2vl_lock);
1781 rval = *(((u8 *)dd->sc2vl) + sc5);
1782 } while (read_seqretry(&dd->sc2vl_lock, seq));
1787 #define PKEY_MEMBER_MASK 0x8000
1788 #define PKEY_LOW_15_MASK 0x7fff
1791 * ingress_pkey_matches_entry - return 1 if the pkey matches ent (ent
1792 * being an entry from the ingress partition key table), return 0
1793 * otherwise. Use the matching criteria for ingress partition keys
1794 * specified in the OPAv1 spec., section 9.10.14.
1796 static inline int ingress_pkey_matches_entry(u16 pkey, u16 ent)
1798 u16 mkey = pkey & PKEY_LOW_15_MASK;
1799 u16 ment = ent & PKEY_LOW_15_MASK;
1803 * If pkey[15] is clear (limited partition member),
1804 * is bit 15 in the corresponding table element
1805 * clear (limited member)?
1807 if (!(pkey & PKEY_MEMBER_MASK))
1808 return !!(ent & PKEY_MEMBER_MASK);
1815 * ingress_pkey_table_search - search the entire pkey table for
1816 * an entry which matches 'pkey'. return 0 if a match is found,
1819 static int ingress_pkey_table_search(struct hfi1_pportdata *ppd, u16 pkey)
1823 for (i = 0; i < MAX_PKEY_VALUES; i++) {
1824 if (ingress_pkey_matches_entry(pkey, ppd->pkeys[i]))
1831 * ingress_pkey_table_fail - record a failure of ingress pkey validation,
1832 * i.e., increment port_rcv_constraint_errors for the port, and record
1833 * the 'error info' for this failure.
1835 static void ingress_pkey_table_fail(struct hfi1_pportdata *ppd, u16 pkey,
1838 struct hfi1_devdata *dd = ppd->dd;
1840 incr_cntr64(&ppd->port_rcv_constraint_errors);
1841 if (!(dd->err_info_rcv_constraint.status & OPA_EI_STATUS_SMASK)) {
1842 dd->err_info_rcv_constraint.status |= OPA_EI_STATUS_SMASK;
1843 dd->err_info_rcv_constraint.slid = slid;
1844 dd->err_info_rcv_constraint.pkey = pkey;
1849 * ingress_pkey_check - Return 0 if the ingress pkey is valid, return 1
1850 * otherwise. Use the criteria in the OPAv1 spec, section 9.10.14. idx
1851 * is a hint as to the best place in the partition key table to begin
1852 * searching. This function should not be called on the data path because
1853 * of performance reasons. On datapath pkey check is expected to be done
1854 * by HW and rcv_pkey_check function should be called instead.
1856 static inline int ingress_pkey_check(struct hfi1_pportdata *ppd, u16 pkey,
1857 u8 sc5, u8 idx, u32 slid, bool force)
1859 if (!(force) && !(ppd->part_enforce & HFI1_PART_ENFORCE_IN))
1862 /* If SC15, pkey[0:14] must be 0x7fff */
1863 if ((sc5 == 0xf) && ((pkey & PKEY_LOW_15_MASK) != PKEY_LOW_15_MASK))
1866 /* Is the pkey = 0x0, or 0x8000? */
1867 if ((pkey & PKEY_LOW_15_MASK) == 0)
1870 /* The most likely matching pkey has index 'idx' */
1871 if (ingress_pkey_matches_entry(pkey, ppd->pkeys[idx]))
1874 /* no match - try the whole table */
1875 if (!ingress_pkey_table_search(ppd, pkey))
1879 ingress_pkey_table_fail(ppd, pkey, slid);
1884 * rcv_pkey_check - Return 0 if the ingress pkey is valid, return 1
1885 * otherwise. It only ensures pkey is vlid for QP0. This function
1886 * should be called on the data path instead of ingress_pkey_check
1887 * as on data path, pkey check is done by HW (except for QP0).
1889 static inline int rcv_pkey_check(struct hfi1_pportdata *ppd, u16 pkey,
1892 if (!(ppd->part_enforce & HFI1_PART_ENFORCE_IN))
1895 /* If SC15, pkey[0:14] must be 0x7fff */
1896 if ((sc5 == 0xf) && ((pkey & PKEY_LOW_15_MASK) != PKEY_LOW_15_MASK))
1901 ingress_pkey_table_fail(ppd, pkey, slid);
1907 /* MTU enumeration, 256-4k match IB */
1909 #define OPA_MTU_256 1
1910 #define OPA_MTU_512 2
1911 #define OPA_MTU_1024 3
1912 #define OPA_MTU_2048 4
1913 #define OPA_MTU_4096 5
1915 u32 lrh_max_header_bytes(struct hfi1_devdata *dd);
1916 int mtu_to_enum(u32 mtu, int default_if_bad);
1917 u16 enum_to_mtu(int mtu);
1918 static inline int valid_ib_mtu(unsigned int mtu)
1920 return mtu == 256 || mtu == 512 ||
1921 mtu == 1024 || mtu == 2048 ||
1925 static inline int valid_opa_max_mtu(unsigned int mtu)
1927 return mtu >= 2048 &&
1928 (valid_ib_mtu(mtu) || mtu == 8192 || mtu == 10240);
1931 int set_mtu(struct hfi1_pportdata *ppd);
1933 int hfi1_set_lid(struct hfi1_pportdata *ppd, u32 lid, u8 lmc);
1934 void hfi1_disable_after_error(struct hfi1_devdata *dd);
1935 int hfi1_set_uevent_bits(struct hfi1_pportdata *ppd, const int evtbit);
1936 int hfi1_rcvbuf_validate(u32 size, u8 type, u16 *encode);
1938 int fm_get_table(struct hfi1_pportdata *ppd, int which, void *t);
1939 int fm_set_table(struct hfi1_pportdata *ppd, int which, void *t);
1941 void set_up_vau(struct hfi1_devdata *dd, u8 vau);
1942 void set_up_vl15(struct hfi1_devdata *dd, u16 vl15buf);
1943 void reset_link_credits(struct hfi1_devdata *dd);
1944 void assign_remote_cm_au_table(struct hfi1_devdata *dd, u8 vcu);
1946 int set_buffer_control(struct hfi1_pportdata *ppd, struct buffer_control *bc);
1948 static inline struct hfi1_devdata *dd_from_ppd(struct hfi1_pportdata *ppd)
1953 static inline struct hfi1_devdata *dd_from_dev(struct hfi1_ibdev *dev)
1955 return container_of(dev, struct hfi1_devdata, verbs_dev);
1958 static inline struct hfi1_devdata *dd_from_ibdev(struct ib_device *ibdev)
1960 return dd_from_dev(to_idev(ibdev));
1963 static inline struct hfi1_pportdata *ppd_from_ibp(struct hfi1_ibport *ibp)
1965 return container_of(ibp, struct hfi1_pportdata, ibport_data);
1968 static inline struct hfi1_ibdev *dev_from_rdi(struct rvt_dev_info *rdi)
1970 return container_of(rdi, struct hfi1_ibdev, rdi);
1973 static inline struct hfi1_ibport *to_iport(struct ib_device *ibdev, u32 port)
1975 struct hfi1_devdata *dd = dd_from_ibdev(ibdev);
1976 u32 pidx = port - 1; /* IB number port from 1, hdw from 0 */
1978 WARN_ON(pidx >= dd->num_pports);
1979 return &dd->pport[pidx].ibport_data;
1982 static inline struct hfi1_ibport *rcd_to_iport(struct hfi1_ctxtdata *rcd)
1984 return &rcd->ppd->ibport_data;
1988 * hfi1_may_ecn - Check whether FECN or BECN processing should be done
1989 * @pkt: the packet to be evaluated
1991 * Check whether the FECN or BECN bits in the packet's header are
1992 * enabled, depending on packet type.
1994 * This function only checks for FECN and BECN bits. Additional checks
1995 * are done in the slowpath (hfi1_process_ecn_slowpath()) in order to
1996 * ensure correct handling.
1998 static inline bool hfi1_may_ecn(struct hfi1_packet *pkt)
2002 if (pkt->etype == RHF_RCV_TYPE_BYPASS) {
2003 fecn = hfi1_16B_get_fecn(pkt->hdr);
2004 becn = hfi1_16B_get_becn(pkt->hdr);
2006 fecn = ib_bth_get_fecn(pkt->ohdr);
2007 becn = ib_bth_get_becn(pkt->ohdr);
2009 return fecn || becn;
2012 bool hfi1_process_ecn_slowpath(struct rvt_qp *qp, struct hfi1_packet *pkt,
2014 static inline bool process_ecn(struct rvt_qp *qp, struct hfi1_packet *pkt)
2018 do_work = hfi1_may_ecn(pkt);
2019 if (unlikely(do_work))
2020 return hfi1_process_ecn_slowpath(qp, pkt, false);
2025 * Return the indexed PKEY from the port PKEY table.
2027 static inline u16 hfi1_get_pkey(struct hfi1_ibport *ibp, unsigned index)
2029 struct hfi1_pportdata *ppd = ppd_from_ibp(ibp);
2032 if (index >= ARRAY_SIZE(ppd->pkeys))
2035 ret = ppd->pkeys[index];
2041 * Return the indexed GUID from the port GUIDs table.
2043 static inline __be64 get_sguid(struct hfi1_ibport *ibp, unsigned int index)
2045 struct hfi1_pportdata *ppd = ppd_from_ibp(ibp);
2047 WARN_ON(index >= HFI1_GUIDS_PER_PORT);
2048 return cpu_to_be64(ppd->guids[index]);
2052 * Called by readers of cc_state only, must call under rcu_read_lock().
2054 static inline struct cc_state *get_cc_state(struct hfi1_pportdata *ppd)
2056 return rcu_dereference(ppd->cc_state);
2060 * Called by writers of cc_state only, must call under cc_state_lock.
2063 struct cc_state *get_cc_state_protected(struct hfi1_pportdata *ppd)
2065 return rcu_dereference_protected(ppd->cc_state,
2066 lockdep_is_held(&ppd->cc_state_lock));
2070 * values for dd->flags (_device_ related flags)
2072 #define HFI1_INITTED 0x1 /* chip and driver up and initted */
2073 #define HFI1_PRESENT 0x2 /* chip accesses can be done */
2074 #define HFI1_FROZEN 0x4 /* chip in SPC freeze */
2075 #define HFI1_HAS_SDMA_TIMEOUT 0x8
2076 #define HFI1_HAS_SEND_DMA 0x10 /* Supports Send DMA */
2077 #define HFI1_FORCED_FREEZE 0x80 /* driver forced freeze mode */
2078 #define HFI1_SHUTDOWN 0x100 /* device is shutting down */
2080 /* IB dword length mask in PBC (lower 11 bits); same for all chips */
2081 #define HFI1_PBC_LENGTH_MASK ((1 << 11) - 1)
2083 /* ctxt_flag bit offsets */
2084 /* base context has not finished initializing */
2085 #define HFI1_CTXT_BASE_UNINIT 1
2086 /* base context initaliation failed */
2087 #define HFI1_CTXT_BASE_FAILED 2
2088 /* waiting for a packet to arrive */
2089 #define HFI1_CTXT_WAITING_RCV 3
2090 /* waiting for an urgent packet to arrive */
2091 #define HFI1_CTXT_WAITING_URG 4
2093 /* free up any allocated data at closes */
2094 int hfi1_init_dd(struct hfi1_devdata *dd);
2095 void hfi1_free_devdata(struct hfi1_devdata *dd);
2097 /* LED beaconing functions */
2098 void hfi1_start_led_override(struct hfi1_pportdata *ppd, unsigned int timeon,
2099 unsigned int timeoff);
2100 void shutdown_led_override(struct hfi1_pportdata *ppd);
2102 #define HFI1_CREDIT_RETURN_RATE (100)
2105 * The number of words for the KDETH protocol field. If this is
2106 * larger then the actual field used, then part of the payload
2107 * will be in the header.
2109 * Optimally, we want this sized so that a typical case will
2110 * use full cache lines. The typical local KDETH header would
2121 * For a 64-byte cache line, KDETH would need to be 36 bytes or 9 DWORDS
2123 #define DEFAULT_RCVHDRSIZE 9
2126 * Maximal header byte count:
2137 * We also want to maintain a cache line alignment to assist DMA'ing
2138 * of the header bytes. Round up to a good size.
2140 #define DEFAULT_RCVHDR_ENTSIZE 32
2142 bool hfi1_can_pin_pages(struct hfi1_devdata *dd, struct mm_struct *mm,
2143 u32 nlocked, u32 npages);
2144 int hfi1_acquire_user_pages(struct mm_struct *mm, unsigned long vaddr,
2145 size_t npages, bool writable, struct page **pages);
2146 void hfi1_release_user_pages(struct mm_struct *mm, struct page **p,
2147 size_t npages, bool dirty);
2150 * hfi1_rcvhdrtail_kvaddr - return tail kvaddr
2151 * @rcd - the receive context
2153 static inline __le64 *hfi1_rcvhdrtail_kvaddr(const struct hfi1_ctxtdata *rcd)
2155 return (__le64 *)rcd->rcvhdrtail_kvaddr;
2158 static inline void clear_rcvhdrtail(const struct hfi1_ctxtdata *rcd)
2160 u64 *kv = (u64 *)hfi1_rcvhdrtail_kvaddr(rcd);
2166 static inline u32 get_rcvhdrtail(const struct hfi1_ctxtdata *rcd)
2169 * volatile because it's a DMA target from the chip, routine is
2170 * inlined, and don't want register caching or reordering.
2172 return (u32)le64_to_cpu(*hfi1_rcvhdrtail_kvaddr(rcd));
2175 static inline bool hfi1_packet_present(struct hfi1_ctxtdata *rcd)
2177 if (likely(!rcd->rcvhdrtail_kvaddr)) {
2178 u32 seq = rhf_rcv_seq(rhf_to_cpu(get_rhf_addr(rcd)));
2180 return !last_rcv_seq(rcd, seq);
2182 return hfi1_rcd_head(rcd) != get_rcvhdrtail(rcd);
2189 extern const char ib_hfi1_version[];
2190 extern const struct attribute_group ib_hfi1_attr_group;
2192 int hfi1_device_create(struct hfi1_devdata *dd);
2193 void hfi1_device_remove(struct hfi1_devdata *dd);
2195 int hfi1_create_port_files(struct ib_device *ibdev, u32 port_num,
2196 struct kobject *kobj);
2197 int hfi1_verbs_register_sysfs(struct hfi1_devdata *dd);
2198 void hfi1_verbs_unregister_sysfs(struct hfi1_devdata *dd);
2199 /* Hook for sysfs read of QSFP */
2200 int qsfp_dump(struct hfi1_pportdata *ppd, char *buf, int len);
2202 int hfi1_pcie_init(struct hfi1_devdata *dd);
2203 void hfi1_pcie_cleanup(struct pci_dev *pdev);
2204 int hfi1_pcie_ddinit(struct hfi1_devdata *dd, struct pci_dev *pdev);
2205 void hfi1_pcie_ddcleanup(struct hfi1_devdata *);
2206 int pcie_speeds(struct hfi1_devdata *dd);
2207 int restore_pci_variables(struct hfi1_devdata *dd);
2208 int save_pci_variables(struct hfi1_devdata *dd);
2209 int do_pcie_gen3_transition(struct hfi1_devdata *dd);
2210 void tune_pcie_caps(struct hfi1_devdata *dd);
2211 int parse_platform_config(struct hfi1_devdata *dd);
2212 int get_platform_config_field(struct hfi1_devdata *dd,
2213 enum platform_config_table_type_encoding
2214 table_type, int table_index, int field_index,
2215 u32 *data, u32 len);
2217 struct pci_dev *get_pci_dev(struct rvt_dev_info *rdi);
2220 * Flush write combining store buffers (if present) and perform a write
2223 static inline void flush_wc(void)
2225 asm volatile("sfence" : : : "memory");
2228 void handle_eflags(struct hfi1_packet *packet);
2229 void seqfile_dump_rcd(struct seq_file *s, struct hfi1_ctxtdata *rcd);
2231 /* global module parameter variables */
2232 extern unsigned int hfi1_max_mtu;
2233 extern unsigned int hfi1_cu;
2234 extern unsigned int user_credit_return_threshold;
2235 extern int num_user_contexts;
2236 extern unsigned long n_krcvqs;
2237 extern uint krcvqs[];
2238 extern int krcvqsset;
2239 extern uint loopback;
2240 extern uint quick_linkup;
2241 extern uint rcv_intr_timeout;
2242 extern uint rcv_intr_count;
2243 extern uint rcv_intr_dynamic;
2244 extern ushort link_crc_mask;
2246 extern struct mutex hfi1_mutex;
2248 /* Number of seconds before our card status check... */
2249 #define STATUS_TIMEOUT 60
2251 #define DRIVER_NAME "hfi1"
2252 #define HFI1_USER_MINOR_BASE 0
2253 #define HFI1_TRACE_MINOR 127
2254 #define HFI1_NMINORS 255
2256 #define PCI_VENDOR_ID_INTEL 0x8086
2257 #define PCI_DEVICE_ID_INTEL0 0x24f0
2258 #define PCI_DEVICE_ID_INTEL1 0x24f1
2260 #define HFI1_PKT_USER_SC_INTEGRITY \
2261 (SEND_CTXT_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SMASK \
2262 | SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK \
2263 | SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_SMASK \
2264 | SEND_CTXT_CHECK_ENABLE_DISALLOW_GRH_SMASK)
2266 #define HFI1_PKT_KERNEL_SC_INTEGRITY \
2267 (SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK)
2269 static inline u64 hfi1_pkt_default_send_ctxt_mask(struct hfi1_devdata *dd,
2272 u64 base_sc_integrity;
2274 /* No integrity checks if HFI1_CAP_NO_INTEGRITY is set */
2275 if (HFI1_CAP_IS_KSET(NO_INTEGRITY))
2279 SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK
2280 | SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK
2281 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK
2282 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK
2283 | SEND_CTXT_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK
2284 #ifndef CONFIG_FAULT_INJECTION
2285 | SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_SMASK
2287 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK
2288 | SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK
2289 | SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK
2290 | SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_SMASK
2291 | SEND_CTXT_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK
2292 | SEND_CTXT_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK
2293 | SEND_CTXT_CHECK_ENABLE_CHECK_OPCODE_SMASK
2294 | SEND_CTXT_CHECK_ENABLE_CHECK_SLID_SMASK
2295 | SEND_CTXT_CHECK_ENABLE_CHECK_VL_SMASK
2296 | SEND_CTXT_CHECK_ENABLE_CHECK_ENABLE_SMASK;
2298 if (ctxt_type == SC_USER)
2299 base_sc_integrity |=
2300 #ifndef CONFIG_FAULT_INJECTION
2301 SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_SMASK |
2303 HFI1_PKT_USER_SC_INTEGRITY;
2304 else if (ctxt_type != SC_KERNEL)
2305 base_sc_integrity |= HFI1_PKT_KERNEL_SC_INTEGRITY;
2307 /* turn on send-side job key checks if !A0 */
2309 base_sc_integrity |= SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SMASK;
2311 return base_sc_integrity;
2314 static inline u64 hfi1_pkt_base_sdma_integrity(struct hfi1_devdata *dd)
2316 u64 base_sdma_integrity;
2318 /* No integrity checks if HFI1_CAP_NO_INTEGRITY is set */
2319 if (HFI1_CAP_IS_KSET(NO_INTEGRITY))
2322 base_sdma_integrity =
2323 SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK
2324 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK
2325 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK
2326 | SEND_DMA_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK
2327 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK
2328 | SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK
2329 | SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK
2330 | SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_SMASK
2331 | SEND_DMA_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK
2332 | SEND_DMA_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK
2333 | SEND_DMA_CHECK_ENABLE_CHECK_OPCODE_SMASK
2334 | SEND_DMA_CHECK_ENABLE_CHECK_SLID_SMASK
2335 | SEND_DMA_CHECK_ENABLE_CHECK_VL_SMASK
2336 | SEND_DMA_CHECK_ENABLE_CHECK_ENABLE_SMASK;
2338 if (!HFI1_CAP_IS_KSET(STATIC_RATE_CTRL))
2339 base_sdma_integrity |=
2340 SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK;
2342 /* turn on send-side job key checks if !A0 */
2344 base_sdma_integrity |=
2345 SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SMASK;
2347 return base_sdma_integrity;
2350 #define dd_dev_emerg(dd, fmt, ...) \
2351 dev_emerg(&(dd)->pcidev->dev, "%s: " fmt, \
2352 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), ##__VA_ARGS__)
2354 #define dd_dev_err(dd, fmt, ...) \
2355 dev_err(&(dd)->pcidev->dev, "%s: " fmt, \
2356 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), ##__VA_ARGS__)
2358 #define dd_dev_err_ratelimited(dd, fmt, ...) \
2359 dev_err_ratelimited(&(dd)->pcidev->dev, "%s: " fmt, \
2360 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), \
2363 #define dd_dev_warn(dd, fmt, ...) \
2364 dev_warn(&(dd)->pcidev->dev, "%s: " fmt, \
2365 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), ##__VA_ARGS__)
2367 #define dd_dev_warn_ratelimited(dd, fmt, ...) \
2368 dev_warn_ratelimited(&(dd)->pcidev->dev, "%s: " fmt, \
2369 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), \
2372 #define dd_dev_info(dd, fmt, ...) \
2373 dev_info(&(dd)->pcidev->dev, "%s: " fmt, \
2374 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), ##__VA_ARGS__)
2376 #define dd_dev_info_ratelimited(dd, fmt, ...) \
2377 dev_info_ratelimited(&(dd)->pcidev->dev, "%s: " fmt, \
2378 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), \
2381 #define dd_dev_dbg(dd, fmt, ...) \
2382 dev_dbg(&(dd)->pcidev->dev, "%s: " fmt, \
2383 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), ##__VA_ARGS__)
2385 #define hfi1_dev_porterr(dd, port, fmt, ...) \
2386 dev_err(&(dd)->pcidev->dev, "%s: port %u: " fmt, \
2387 rvt_get_ibdev_name(&(dd)->verbs_dev.rdi), (port), ##__VA_ARGS__)
2390 * this is used for formatting hw error messages...
2392 struct hfi1_hwerror_msgs {
2399 void hfi1_format_hwerrors(u64 hwerrs,
2400 const struct hfi1_hwerror_msgs *hwerrmsgs,
2401 size_t nhwerrmsgs, char *msg, size_t lmsg);
2403 #define USER_OPCODE_CHECK_VAL 0xC0
2404 #define USER_OPCODE_CHECK_MASK 0xC0
2405 #define OPCODE_CHECK_VAL_DISABLED 0x0
2406 #define OPCODE_CHECK_MASK_DISABLED 0x0
2408 static inline void hfi1_reset_cpu_counters(struct hfi1_devdata *dd)
2410 struct hfi1_pportdata *ppd;
2413 dd->z_int_counter = get_all_cpu_total(dd->int_counter);
2414 dd->z_rcv_limit = get_all_cpu_total(dd->rcv_limit);
2415 dd->z_send_schedule = get_all_cpu_total(dd->send_schedule);
2417 ppd = (struct hfi1_pportdata *)(dd + 1);
2418 for (i = 0; i < dd->num_pports; i++, ppd++) {
2419 ppd->ibport_data.rvp.z_rc_acks =
2420 get_all_cpu_total(ppd->ibport_data.rvp.rc_acks);
2421 ppd->ibport_data.rvp.z_rc_qacks =
2422 get_all_cpu_total(ppd->ibport_data.rvp.rc_qacks);
2426 /* Control LED state */
2427 static inline void setextled(struct hfi1_devdata *dd, u32 on)
2430 write_csr(dd, DCC_CFG_LED_CNTRL, 0x1F);
2432 write_csr(dd, DCC_CFG_LED_CNTRL, 0x10);
2435 /* return the i2c resource given the target */
2436 static inline u32 i2c_target(u32 target)
2438 return target ? CR_I2C2 : CR_I2C1;
2441 /* return the i2c chain chip resource that this HFI uses for QSFP */
2442 static inline u32 qsfp_resource(struct hfi1_devdata *dd)
2444 return i2c_target(dd->hfi1_id);
2447 /* Is this device integrated or discrete? */
2448 static inline bool is_integrated(struct hfi1_devdata *dd)
2450 return dd->pcidev->device == PCI_DEVICE_ID_INTEL1;
2454 * hfi1_need_drop - detect need for drop
2457 * In some cases, the first packet needs to be dropped.
2459 * Return true is the current packet needs to be dropped and false otherwise.
2461 static inline bool hfi1_need_drop(struct hfi1_devdata *dd)
2463 if (unlikely(dd->do_drop &&
2464 atomic_xchg(&dd->drop_packet, DROP_PACKET_OFF) ==
2466 dd->do_drop = false;
2472 int hfi1_tempsense_rd(struct hfi1_devdata *dd, struct hfi1_temp *temp);
2474 #define DD_DEV_ENTRY(dd) __string(dev, dev_name(&(dd)->pcidev->dev))
2475 #define DD_DEV_ASSIGN(dd) __assign_str(dev, dev_name(&(dd)->pcidev->dev))
2477 static inline void hfi1_update_ah_attr(struct ib_device *ibdev,
2478 struct rdma_ah_attr *attr)
2480 struct hfi1_pportdata *ppd;
2481 struct hfi1_ibport *ibp;
2482 u32 dlid = rdma_ah_get_dlid(attr);
2485 * Kernel clients may not have setup GRH information
2488 ibp = to_iport(ibdev, rdma_ah_get_port_num(attr));
2489 ppd = ppd_from_ibp(ibp);
2490 if ((((dlid >= be16_to_cpu(IB_MULTICAST_LID_BASE)) ||
2491 (ppd->lid >= be16_to_cpu(IB_MULTICAST_LID_BASE))) &&
2492 (dlid != be32_to_cpu(OPA_LID_PERMISSIVE)) &&
2493 (dlid != be16_to_cpu(IB_LID_PERMISSIVE)) &&
2494 (!(rdma_ah_get_ah_flags(attr) & IB_AH_GRH))) ||
2495 (rdma_ah_get_make_grd(attr))) {
2496 rdma_ah_set_ah_flags(attr, IB_AH_GRH);
2497 rdma_ah_set_interface_id(attr, OPA_MAKE_ID(dlid));
2498 rdma_ah_set_subnet_prefix(attr, ibp->rvp.gid_prefix);
2503 * hfi1_check_mcast- Check if the given lid is
2504 * in the OPA multicast range.
2506 * The LID might either reside in ah.dlid or might be
2507 * in the GRH of the address handle as DGID if extended
2508 * addresses are in use.
2510 static inline bool hfi1_check_mcast(u32 lid)
2512 return ((lid >= opa_get_mcast_base(OPA_MCAST_NR)) &&
2513 (lid != be32_to_cpu(OPA_LID_PERMISSIVE)));
2516 #define opa_get_lid(lid, format) \
2517 __opa_get_lid(lid, OPA_PORT_PACKET_FORMAT_##format)
2519 /* Convert a lid to a specific lid space */
2520 static inline u32 __opa_get_lid(u32 lid, u8 format)
2522 bool is_mcast = hfi1_check_mcast(lid);
2525 case OPA_PORT_PACKET_FORMAT_8B:
2526 case OPA_PORT_PACKET_FORMAT_10B:
2528 return (lid - opa_get_mcast_base(OPA_MCAST_NR) +
2530 return lid & 0xFFFFF;
2531 case OPA_PORT_PACKET_FORMAT_16B:
2533 return (lid - opa_get_mcast_base(OPA_MCAST_NR) +
2535 return lid & 0xFFFFFF;
2536 case OPA_PORT_PACKET_FORMAT_9B:
2539 opa_get_mcast_base(OPA_MCAST_NR) +
2540 be16_to_cpu(IB_MULTICAST_LID_BASE));
2542 return lid & 0xFFFF;
2548 /* Return true if the given lid is the OPA 16B multicast range */
2549 static inline bool hfi1_is_16B_mcast(u32 lid)
2552 opa_get_lid(opa_get_mcast_base(OPA_MCAST_NR), 16B)) &&
2553 (lid != opa_get_lid(be32_to_cpu(OPA_LID_PERMISSIVE), 16B)));
2556 static inline void hfi1_make_opa_lid(struct rdma_ah_attr *attr)
2558 const struct ib_global_route *grh = rdma_ah_read_grh(attr);
2559 u32 dlid = rdma_ah_get_dlid(attr);
2561 /* Modify ah_attr.dlid to be in the 32 bit LID space.
2562 * This is how the address will be laid out:
2563 * Assuming MCAST_NR to be 4,
2564 * 32 bit permissive LID = 0xFFFFFFFF
2565 * Multicast LID range = 0xFFFFFFFE to 0xF0000000
2566 * Unicast LID range = 0xEFFFFFFF to 1
2569 if (ib_is_opa_gid(&grh->dgid))
2570 dlid = opa_get_lid_from_gid(&grh->dgid);
2571 else if ((dlid >= be16_to_cpu(IB_MULTICAST_LID_BASE)) &&
2572 (dlid != be16_to_cpu(IB_LID_PERMISSIVE)) &&
2573 (dlid != be32_to_cpu(OPA_LID_PERMISSIVE)))
2574 dlid = dlid - be16_to_cpu(IB_MULTICAST_LID_BASE) +
2575 opa_get_mcast_base(OPA_MCAST_NR);
2576 else if (dlid == be16_to_cpu(IB_LID_PERMISSIVE))
2577 dlid = be32_to_cpu(OPA_LID_PERMISSIVE);
2579 rdma_ah_set_dlid(attr, dlid);
2582 static inline u8 hfi1_get_packet_type(u32 lid)
2584 /* 9B if lid > 0xF0000000 */
2585 if (lid >= opa_get_mcast_base(OPA_MCAST_NR))
2586 return HFI1_PKT_TYPE_9B;
2588 /* 16B if lid > 0xC000 */
2589 if (lid >= opa_get_lid(opa_get_mcast_base(OPA_MCAST_NR), 9B))
2590 return HFI1_PKT_TYPE_16B;
2592 return HFI1_PKT_TYPE_9B;
2595 static inline bool hfi1_get_hdr_type(u32 lid, struct rdma_ah_attr *attr)
2598 * If there was an incoming 16B packet with permissive
2599 * LIDs, OPA GIDs would have been programmed when those
2600 * packets were received. A 16B packet will have to
2601 * be sent in response to that packet. Return a 16B
2602 * header type if that's the case.
2604 if (rdma_ah_get_dlid(attr) == be32_to_cpu(OPA_LID_PERMISSIVE))
2605 return (ib_is_opa_gid(&rdma_ah_read_grh(attr)->dgid)) ?
2606 HFI1_PKT_TYPE_16B : HFI1_PKT_TYPE_9B;
2609 * Return a 16B header type if either the the destination
2610 * or source lid is extended.
2612 if (hfi1_get_packet_type(rdma_ah_get_dlid(attr)) == HFI1_PKT_TYPE_16B)
2613 return HFI1_PKT_TYPE_16B;
2615 return hfi1_get_packet_type(lid);
2618 static inline void hfi1_make_ext_grh(struct hfi1_packet *packet,
2619 struct ib_grh *grh, u32 slid,
2622 struct hfi1_ibport *ibp = &packet->rcd->ppd->ibport_data;
2623 struct hfi1_pportdata *ppd = ppd_from_ibp(ibp);
2629 grh->sgid.global.subnet_prefix = ibp->rvp.gid_prefix;
2630 if (slid == opa_get_lid(be32_to_cpu(OPA_LID_PERMISSIVE), 16B))
2631 grh->sgid.global.interface_id =
2632 OPA_MAKE_ID(be32_to_cpu(OPA_LID_PERMISSIVE));
2634 grh->sgid.global.interface_id = OPA_MAKE_ID(slid);
2637 * Upper layers (like mad) may compare the dgid in the
2638 * wc that is obtained here with the sgid_index in
2639 * the wr. Since sgid_index in wr is always 0 for
2640 * extended lids, set the dgid here to the default
2643 grh->dgid.global.subnet_prefix = ibp->rvp.gid_prefix;
2644 grh->dgid.global.interface_id =
2645 cpu_to_be64(ppd->guids[HFI1_PORT_GUID_INDEX]);
2648 static inline int hfi1_get_16b_padding(u32 hdr_size, u32 payload)
2650 return -(hdr_size + payload + (SIZE_OF_CRC << 2) +
2654 static inline void hfi1_make_ib_hdr(struct ib_header *hdr,
2658 hdr->lrh[0] = cpu_to_be16(lrh0);
2659 hdr->lrh[1] = cpu_to_be16(dlid);
2660 hdr->lrh[2] = cpu_to_be16(len);
2661 hdr->lrh[3] = cpu_to_be16(slid);
2664 static inline void hfi1_make_16b_hdr(struct hfi1_16b_header *hdr,
2667 bool becn, bool fecn, u8 l4,
2671 u32 lrh1 = 0x40000000;
2675 lrh0 = (lrh0 & ~OPA_16B_BECN_MASK) | (becn << OPA_16B_BECN_SHIFT);
2676 lrh0 = (lrh0 & ~OPA_16B_LEN_MASK) | (len << OPA_16B_LEN_SHIFT);
2677 lrh0 = (lrh0 & ~OPA_16B_LID_MASK) | (slid & OPA_16B_LID_MASK);
2678 lrh1 = (lrh1 & ~OPA_16B_FECN_MASK) | (fecn << OPA_16B_FECN_SHIFT);
2679 lrh1 = (lrh1 & ~OPA_16B_SC_MASK) | (sc << OPA_16B_SC_SHIFT);
2680 lrh1 = (lrh1 & ~OPA_16B_LID_MASK) | (dlid & OPA_16B_LID_MASK);
2681 lrh2 = (lrh2 & ~OPA_16B_SLID_MASK) |
2682 ((slid >> OPA_16B_SLID_SHIFT) << OPA_16B_SLID_HIGH_SHIFT);
2683 lrh2 = (lrh2 & ~OPA_16B_DLID_MASK) |
2684 ((dlid >> OPA_16B_DLID_SHIFT) << OPA_16B_DLID_HIGH_SHIFT);
2685 lrh2 = (lrh2 & ~OPA_16B_PKEY_MASK) | ((u32)pkey << OPA_16B_PKEY_SHIFT);
2686 lrh2 = (lrh2 & ~OPA_16B_L4_MASK) | l4;
2693 #endif /* _HFI1_KERNEL_H */