1 // SPDX-License-Identifier: GPL-2.0+
2 /* Copyright (C) 2014-2018 Broadcom */
5 * DOC: Broadcom V3D Graphics Driver
7 * This driver supports the Broadcom V3D 3.3 and 4.1 OpenGL ES GPUs.
8 * For V3D 2.x support, see the VC4 driver.
10 * The V3D GPU includes a tiled render (composed of a bin and render
11 * pipelines), the TFU (texture formatting unit), and the CSD (compute
15 #include <linux/clk.h>
16 #include <linux/device.h>
17 #include <linux/dma-mapping.h>
19 #include <linux/module.h>
20 #include <linux/of_platform.h>
21 #include <linux/platform_device.h>
22 #include <linux/pm_runtime.h>
23 #include <linux/reset.h>
25 #include <drm/drm_drv.h>
26 #include <drm/drm_fb_cma_helper.h>
27 #include <drm/drm_fb_helper.h>
28 #include <drm/drm_managed.h>
29 #include <uapi/drm/v3d_drm.h>
34 #define DRIVER_NAME "v3d"
35 #define DRIVER_DESC "Broadcom V3D graphics"
36 #define DRIVER_DATE "20180419"
37 #define DRIVER_MAJOR 1
38 #define DRIVER_MINOR 0
39 #define DRIVER_PATCHLEVEL 0
41 static int v3d_get_param_ioctl(struct drm_device *dev, void *data,
42 struct drm_file *file_priv)
44 struct v3d_dev *v3d = to_v3d_dev(dev);
45 struct drm_v3d_get_param *args = data;
47 static const u32 reg_map[] = {
48 [DRM_V3D_PARAM_V3D_UIFCFG] = V3D_HUB_UIFCFG,
49 [DRM_V3D_PARAM_V3D_HUB_IDENT1] = V3D_HUB_IDENT1,
50 [DRM_V3D_PARAM_V3D_HUB_IDENT2] = V3D_HUB_IDENT2,
51 [DRM_V3D_PARAM_V3D_HUB_IDENT3] = V3D_HUB_IDENT3,
52 [DRM_V3D_PARAM_V3D_CORE0_IDENT0] = V3D_CTL_IDENT0,
53 [DRM_V3D_PARAM_V3D_CORE0_IDENT1] = V3D_CTL_IDENT1,
54 [DRM_V3D_PARAM_V3D_CORE0_IDENT2] = V3D_CTL_IDENT2,
60 /* Note that DRM_V3D_PARAM_V3D_CORE0_IDENT0 is 0, so we need
61 * to explicitly allow it in the "the register in our
62 * parameter map" check.
64 if (args->param < ARRAY_SIZE(reg_map) &&
65 (reg_map[args->param] ||
66 args->param == DRM_V3D_PARAM_V3D_CORE0_IDENT0)) {
67 u32 offset = reg_map[args->param];
72 ret = pm_runtime_get_sync(v3d->drm.dev);
75 if (args->param >= DRM_V3D_PARAM_V3D_CORE0_IDENT0 &&
76 args->param <= DRM_V3D_PARAM_V3D_CORE0_IDENT2) {
77 args->value = V3D_CORE_READ(0, offset);
79 args->value = V3D_READ(offset);
81 pm_runtime_mark_last_busy(v3d->drm.dev);
82 pm_runtime_put_autosuspend(v3d->drm.dev);
87 switch (args->param) {
88 case DRM_V3D_PARAM_SUPPORTS_TFU:
91 case DRM_V3D_PARAM_SUPPORTS_CSD:
92 args->value = v3d_has_csd(v3d);
94 case DRM_V3D_PARAM_SUPPORTS_CACHE_FLUSH:
97 case DRM_V3D_PARAM_SUPPORTS_PERFMON:
98 args->value = (v3d->ver >= 40);
101 DRM_DEBUG("Unknown parameter %d\n", args->param);
107 v3d_open(struct drm_device *dev, struct drm_file *file)
109 struct v3d_dev *v3d = to_v3d_dev(dev);
110 struct v3d_file_priv *v3d_priv;
111 struct drm_gpu_scheduler *sched;
114 v3d_priv = kzalloc(sizeof(*v3d_priv), GFP_KERNEL);
120 for (i = 0; i < V3D_MAX_QUEUES; i++) {
121 sched = &v3d->queue[i].sched;
122 drm_sched_entity_init(&v3d_priv->sched_entity[i],
123 DRM_SCHED_PRIORITY_NORMAL, &sched,
127 v3d_perfmon_open_file(v3d_priv);
128 file->driver_priv = v3d_priv;
134 v3d_postclose(struct drm_device *dev, struct drm_file *file)
136 struct v3d_file_priv *v3d_priv = file->driver_priv;
139 for (q = 0; q < V3D_MAX_QUEUES; q++) {
140 drm_sched_entity_destroy(&v3d_priv->sched_entity[q]);
143 v3d_perfmon_close_file(v3d_priv);
147 DEFINE_DRM_GEM_FOPS(v3d_drm_fops);
149 /* DRM_AUTH is required on SUBMIT_CL for now, while we don't have GMP
150 * protection between clients. Note that render nodes would be be
151 * able to submit CLs that could access BOs from clients authenticated
152 * with the master node. The TFU doesn't use the GMP, so it would
153 * need to stay DRM_AUTH until we do buffer size/offset validation.
155 static const struct drm_ioctl_desc v3d_drm_ioctls[] = {
156 DRM_IOCTL_DEF_DRV(V3D_SUBMIT_CL, v3d_submit_cl_ioctl, DRM_RENDER_ALLOW | DRM_AUTH),
157 DRM_IOCTL_DEF_DRV(V3D_WAIT_BO, v3d_wait_bo_ioctl, DRM_RENDER_ALLOW),
158 DRM_IOCTL_DEF_DRV(V3D_CREATE_BO, v3d_create_bo_ioctl, DRM_RENDER_ALLOW),
159 DRM_IOCTL_DEF_DRV(V3D_MMAP_BO, v3d_mmap_bo_ioctl, DRM_RENDER_ALLOW),
160 DRM_IOCTL_DEF_DRV(V3D_GET_PARAM, v3d_get_param_ioctl, DRM_RENDER_ALLOW),
161 DRM_IOCTL_DEF_DRV(V3D_GET_BO_OFFSET, v3d_get_bo_offset_ioctl, DRM_RENDER_ALLOW),
162 DRM_IOCTL_DEF_DRV(V3D_SUBMIT_TFU, v3d_submit_tfu_ioctl, DRM_RENDER_ALLOW | DRM_AUTH),
163 DRM_IOCTL_DEF_DRV(V3D_SUBMIT_CSD, v3d_submit_csd_ioctl, DRM_RENDER_ALLOW | DRM_AUTH),
164 DRM_IOCTL_DEF_DRV(V3D_PERFMON_CREATE, v3d_perfmon_create_ioctl, DRM_RENDER_ALLOW),
165 DRM_IOCTL_DEF_DRV(V3D_PERFMON_DESTROY, v3d_perfmon_destroy_ioctl, DRM_RENDER_ALLOW),
166 DRM_IOCTL_DEF_DRV(V3D_PERFMON_GET_VALUES, v3d_perfmon_get_values_ioctl, DRM_RENDER_ALLOW),
169 static const struct drm_driver v3d_drm_driver = {
170 .driver_features = (DRIVER_GEM |
175 .postclose = v3d_postclose,
177 #if defined(CONFIG_DEBUG_FS)
178 .debugfs_init = v3d_debugfs_init,
181 .gem_create_object = v3d_create_object,
182 .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
183 .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
184 .gem_prime_import_sg_table = v3d_prime_import_sg_table,
185 .gem_prime_mmap = drm_gem_prime_mmap,
187 .ioctls = v3d_drm_ioctls,
188 .num_ioctls = ARRAY_SIZE(v3d_drm_ioctls),
189 .fops = &v3d_drm_fops,
194 .major = DRIVER_MAJOR,
195 .minor = DRIVER_MINOR,
196 .patchlevel = DRIVER_PATCHLEVEL,
199 static const struct of_device_id v3d_of_match[] = {
200 { .compatible = "brcm,7268-v3d" },
201 { .compatible = "brcm,7278-v3d" },
204 MODULE_DEVICE_TABLE(of, v3d_of_match);
207 map_regs(struct v3d_dev *v3d, void __iomem **regs, const char *name)
209 struct resource *res =
210 platform_get_resource_byname(v3d_to_pdev(v3d), IORESOURCE_MEM, name);
212 *regs = devm_ioremap_resource(v3d->drm.dev, res);
213 return PTR_ERR_OR_ZERO(*regs);
216 static int v3d_platform_drm_probe(struct platform_device *pdev)
218 struct device *dev = &pdev->dev;
219 struct drm_device *drm;
226 v3d = devm_drm_dev_alloc(dev, &v3d_drm_driver, struct v3d_dev, drm);
232 platform_set_drvdata(pdev, drm);
234 ret = map_regs(v3d, &v3d->hub_regs, "hub");
238 ret = map_regs(v3d, &v3d->core_regs[0], "core0");
242 mmu_debug = V3D_READ(V3D_MMU_DEBUG_INFO);
243 dma_set_mask_and_coherent(dev,
244 DMA_BIT_MASK(30 + V3D_GET_FIELD(mmu_debug, V3D_MMU_PA_WIDTH)));
245 v3d->va_width = 30 + V3D_GET_FIELD(mmu_debug, V3D_MMU_VA_WIDTH);
247 ident1 = V3D_READ(V3D_HUB_IDENT1);
248 v3d->ver = (V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_TVER) * 10 +
249 V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_REV));
250 v3d->cores = V3D_GET_FIELD(ident1, V3D_HUB_IDENT1_NCORES);
251 WARN_ON(v3d->cores > 1); /* multicore not yet implemented */
253 v3d->reset = devm_reset_control_get_exclusive(dev, NULL);
254 if (IS_ERR(v3d->reset)) {
255 ret = PTR_ERR(v3d->reset);
257 if (ret == -EPROBE_DEFER)
261 ret = map_regs(v3d, &v3d->bridge_regs, "bridge");
264 "Failed to get reset control or bridge regs\n");
270 ret = map_regs(v3d, &v3d->gca_regs, "gca");
275 v3d->mmu_scratch = dma_alloc_wc(dev, 4096, &v3d->mmu_scratch_paddr,
276 GFP_KERNEL | __GFP_NOWARN | __GFP_ZERO);
277 if (!v3d->mmu_scratch) {
278 dev_err(dev, "Failed to allocate MMU scratch page\n");
282 pm_runtime_use_autosuspend(dev);
283 pm_runtime_set_autosuspend_delay(dev, 50);
284 pm_runtime_enable(dev);
286 ret = v3d_gem_init(drm);
290 ret = v3d_irq_init(v3d);
294 ret = drm_dev_register(drm, 0);
301 v3d_irq_disable(v3d);
303 v3d_gem_destroy(drm);
305 dma_free_wc(dev, 4096, v3d->mmu_scratch, v3d->mmu_scratch_paddr);
309 static int v3d_platform_drm_remove(struct platform_device *pdev)
311 struct drm_device *drm = platform_get_drvdata(pdev);
312 struct v3d_dev *v3d = to_v3d_dev(drm);
314 drm_dev_unregister(drm);
316 v3d_gem_destroy(drm);
318 dma_free_wc(v3d->drm.dev, 4096, v3d->mmu_scratch,
319 v3d->mmu_scratch_paddr);
324 static struct platform_driver v3d_platform_driver = {
325 .probe = v3d_platform_drm_probe,
326 .remove = v3d_platform_drm_remove,
329 .of_match_table = v3d_of_match,
333 module_platform_driver(v3d_platform_driver);
335 MODULE_ALIAS("platform:v3d-drm");
336 MODULE_DESCRIPTION("Broadcom V3D DRM Driver");
337 MODULE_AUTHOR("Eric Anholt <eric@anholt.net>");
338 MODULE_LICENSE("GPL v2");