2 * Copyright (c) 2006 Luc Verhaegen (quirks list)
3 * Copyright (c) 2007-2008 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 * Copyright 2010 Red Hat, Inc.
7 * DDC probing routines (drm_ddc_read & drm_do_probe_ddc_edid) originally from
9 * Copyright (C) 2006 Dennis Munsie <dmunsie@cecropia.com>
11 * Permission is hereby granted, free of charge, to any person obtaining a
12 * copy of this software and associated documentation files (the "Software"),
13 * to deal in the Software without restriction, including without limitation
14 * the rights to use, copy, modify, merge, publish, distribute, sub license,
15 * and/or sell copies of the Software, and to permit persons to whom the
16 * Software is furnished to do so, subject to the following conditions:
18 * The above copyright notice and this permission notice (including the
19 * next paragraph) shall be included in all copies or substantial portions
22 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
23 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
24 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
25 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
26 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
27 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
28 * DEALINGS IN THE SOFTWARE.
30 #include <linux/kernel.h>
31 #include <linux/slab.h>
32 #include <linux/hdmi.h>
33 #include <linux/i2c.h>
34 #include <linux/module.h>
35 #include <linux/vga_switcheroo.h>
37 #include <drm/drm_edid.h>
38 #include <drm/drm_displayid.h>
40 #define version_greater(edid, maj, min) \
41 (((edid)->version > (maj)) || \
42 ((edid)->version == (maj) && (edid)->revision > (min)))
44 #define EDID_EST_TIMINGS 16
45 #define EDID_STD_TIMINGS 8
46 #define EDID_DETAILED_TIMINGS 4
49 * EDID blocks out in the wild have a variety of bugs, try to collect
50 * them here (note that userspace may work around broken monitors first,
51 * but fixes should make their way here so that the kernel "just works"
52 * on as many displays as possible).
55 /* First detailed mode wrong, use largest 60Hz mode */
56 #define EDID_QUIRK_PREFER_LARGE_60 (1 << 0)
57 /* Reported 135MHz pixel clock is too high, needs adjustment */
58 #define EDID_QUIRK_135_CLOCK_TOO_HIGH (1 << 1)
59 /* Prefer the largest mode at 75 Hz */
60 #define EDID_QUIRK_PREFER_LARGE_75 (1 << 2)
61 /* Detail timing is in cm not mm */
62 #define EDID_QUIRK_DETAILED_IN_CM (1 << 3)
63 /* Detailed timing descriptors have bogus size values, so just take the
64 * maximum size and use that.
66 #define EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE (1 << 4)
67 /* Monitor forgot to set the first detailed is preferred bit. */
68 #define EDID_QUIRK_FIRST_DETAILED_PREFERRED (1 << 5)
69 /* use +hsync +vsync for detailed mode */
70 #define EDID_QUIRK_DETAILED_SYNC_PP (1 << 6)
71 /* Force reduced-blanking timings for detailed modes */
72 #define EDID_QUIRK_FORCE_REDUCED_BLANKING (1 << 7)
74 #define EDID_QUIRK_FORCE_8BPC (1 << 8)
76 #define EDID_QUIRK_FORCE_12BPC (1 << 9)
78 struct detailed_mode_closure {
79 struct drm_connector *connector;
91 static struct edid_quirk {
95 } edid_quirk_list[] = {
97 { "ACR", 44358, EDID_QUIRK_PREFER_LARGE_60 },
99 { "API", 0x7602, EDID_QUIRK_PREFER_LARGE_60 },
101 { "ACR", 2423, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
103 /* Belinea 10 15 55 */
104 { "MAX", 1516, EDID_QUIRK_PREFER_LARGE_60 },
105 { "MAX", 0x77e, EDID_QUIRK_PREFER_LARGE_60 },
107 /* Envision Peripherals, Inc. EN-7100e */
108 { "EPI", 59264, EDID_QUIRK_135_CLOCK_TOO_HIGH },
109 /* Envision EN2028 */
110 { "EPI", 8232, EDID_QUIRK_PREFER_LARGE_60 },
112 /* Funai Electronics PM36B */
113 { "FCM", 13600, EDID_QUIRK_PREFER_LARGE_75 |
114 EDID_QUIRK_DETAILED_IN_CM },
116 /* LG Philips LCD LP154W01-A5 */
117 { "LPL", 0, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
118 { "LPL", 0x2a00, EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE },
120 /* Philips 107p5 CRT */
121 { "PHL", 57364, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
124 { "PTS", 765, EDID_QUIRK_FIRST_DETAILED_PREFERRED },
126 /* Samsung SyncMaster 205BW. Note: irony */
127 { "SAM", 541, EDID_QUIRK_DETAILED_SYNC_PP },
128 /* Samsung SyncMaster 22[5-6]BW */
129 { "SAM", 596, EDID_QUIRK_PREFER_LARGE_60 },
130 { "SAM", 638, EDID_QUIRK_PREFER_LARGE_60 },
132 /* Sony PVM-2541A does up to 12 bpc, but only reports max 8 bpc */
133 { "SNY", 0x2541, EDID_QUIRK_FORCE_12BPC },
135 /* ViewSonic VA2026w */
136 { "VSC", 5020, EDID_QUIRK_FORCE_REDUCED_BLANKING },
138 /* Medion MD 30217 PG */
139 { "MED", 0x7b8, EDID_QUIRK_PREFER_LARGE_75 },
141 /* Panel in Samsung NP700G7A-S01PL notebook reports 6bpc */
142 { "SEC", 0xd033, EDID_QUIRK_FORCE_8BPC },
146 * Autogenerated from the DMT spec.
147 * This table is copied from xfree86/modes/xf86EdidModes.c.
149 static const struct drm_display_mode drm_dmt_modes[] = {
150 /* 0x01 - 640x350@85Hz */
151 { DRM_MODE("640x350", DRM_MODE_TYPE_DRIVER, 31500, 640, 672,
152 736, 832, 0, 350, 382, 385, 445, 0,
153 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
154 /* 0x02 - 640x400@85Hz */
155 { DRM_MODE("640x400", DRM_MODE_TYPE_DRIVER, 31500, 640, 672,
156 736, 832, 0, 400, 401, 404, 445, 0,
157 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
158 /* 0x03 - 720x400@85Hz */
159 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 756,
160 828, 936, 0, 400, 401, 404, 446, 0,
161 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
162 /* 0x04 - 640x480@60Hz */
163 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656,
164 752, 800, 0, 480, 490, 492, 525, 0,
165 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
166 /* 0x05 - 640x480@72Hz */
167 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664,
168 704, 832, 0, 480, 489, 492, 520, 0,
169 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
170 /* 0x06 - 640x480@75Hz */
171 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656,
172 720, 840, 0, 480, 481, 484, 500, 0,
173 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
174 /* 0x07 - 640x480@85Hz */
175 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 36000, 640, 696,
176 752, 832, 0, 480, 481, 484, 509, 0,
177 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
178 /* 0x08 - 800x600@56Hz */
179 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824,
180 896, 1024, 0, 600, 601, 603, 625, 0,
181 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
182 /* 0x09 - 800x600@60Hz */
183 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840,
184 968, 1056, 0, 600, 601, 605, 628, 0,
185 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
186 /* 0x0a - 800x600@72Hz */
187 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856,
188 976, 1040, 0, 600, 637, 643, 666, 0,
189 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
190 /* 0x0b - 800x600@75Hz */
191 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816,
192 896, 1056, 0, 600, 601, 604, 625, 0,
193 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
194 /* 0x0c - 800x600@85Hz */
195 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 56250, 800, 832,
196 896, 1048, 0, 600, 601, 604, 631, 0,
197 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
198 /* 0x0d - 800x600@120Hz RB */
199 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 73250, 800, 848,
200 880, 960, 0, 600, 603, 607, 636, 0,
201 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
202 /* 0x0e - 848x480@60Hz */
203 { DRM_MODE("848x480", DRM_MODE_TYPE_DRIVER, 33750, 848, 864,
204 976, 1088, 0, 480, 486, 494, 517, 0,
205 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
206 /* 0x0f - 1024x768@43Hz, interlace */
207 { DRM_MODE("1024x768i", DRM_MODE_TYPE_DRIVER, 44900, 1024, 1032,
208 1208, 1264, 0, 768, 768, 776, 817, 0,
209 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
210 DRM_MODE_FLAG_INTERLACE) },
211 /* 0x10 - 1024x768@60Hz */
212 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048,
213 1184, 1344, 0, 768, 771, 777, 806, 0,
214 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
215 /* 0x11 - 1024x768@70Hz */
216 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048,
217 1184, 1328, 0, 768, 771, 777, 806, 0,
218 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
219 /* 0x12 - 1024x768@75Hz */
220 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78750, 1024, 1040,
221 1136, 1312, 0, 768, 769, 772, 800, 0,
222 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
223 /* 0x13 - 1024x768@85Hz */
224 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 94500, 1024, 1072,
225 1168, 1376, 0, 768, 769, 772, 808, 0,
226 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
227 /* 0x14 - 1024x768@120Hz RB */
228 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 115500, 1024, 1072,
229 1104, 1184, 0, 768, 771, 775, 813, 0,
230 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
231 /* 0x15 - 1152x864@75Hz */
232 { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216,
233 1344, 1600, 0, 864, 865, 868, 900, 0,
234 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
235 /* 0x55 - 1280x720@60Hz */
236 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1390,
237 1430, 1650, 0, 720, 725, 730, 750, 0,
238 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
239 /* 0x16 - 1280x768@60Hz RB */
240 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 68250, 1280, 1328,
241 1360, 1440, 0, 768, 771, 778, 790, 0,
242 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
243 /* 0x17 - 1280x768@60Hz */
244 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 79500, 1280, 1344,
245 1472, 1664, 0, 768, 771, 778, 798, 0,
246 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
247 /* 0x18 - 1280x768@75Hz */
248 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 102250, 1280, 1360,
249 1488, 1696, 0, 768, 771, 778, 805, 0,
250 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
251 /* 0x19 - 1280x768@85Hz */
252 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 117500, 1280, 1360,
253 1496, 1712, 0, 768, 771, 778, 809, 0,
254 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
255 /* 0x1a - 1280x768@120Hz RB */
256 { DRM_MODE("1280x768", DRM_MODE_TYPE_DRIVER, 140250, 1280, 1328,
257 1360, 1440, 0, 768, 771, 778, 813, 0,
258 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
259 /* 0x1b - 1280x800@60Hz RB */
260 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 71000, 1280, 1328,
261 1360, 1440, 0, 800, 803, 809, 823, 0,
262 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
263 /* 0x1c - 1280x800@60Hz */
264 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 83500, 1280, 1352,
265 1480, 1680, 0, 800, 803, 809, 831, 0,
266 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
267 /* 0x1d - 1280x800@75Hz */
268 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 106500, 1280, 1360,
269 1488, 1696, 0, 800, 803, 809, 838, 0,
270 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
271 /* 0x1e - 1280x800@85Hz */
272 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 122500, 1280, 1360,
273 1496, 1712, 0, 800, 803, 809, 843, 0,
274 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
275 /* 0x1f - 1280x800@120Hz RB */
276 { DRM_MODE("1280x800", DRM_MODE_TYPE_DRIVER, 146250, 1280, 1328,
277 1360, 1440, 0, 800, 803, 809, 847, 0,
278 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
279 /* 0x20 - 1280x960@60Hz */
280 { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1376,
281 1488, 1800, 0, 960, 961, 964, 1000, 0,
282 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
283 /* 0x21 - 1280x960@85Hz */
284 { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1344,
285 1504, 1728, 0, 960, 961, 964, 1011, 0,
286 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
287 /* 0x22 - 1280x960@120Hz RB */
288 { DRM_MODE("1280x960", DRM_MODE_TYPE_DRIVER, 175500, 1280, 1328,
289 1360, 1440, 0, 960, 963, 967, 1017, 0,
290 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
291 /* 0x23 - 1280x1024@60Hz */
292 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 108000, 1280, 1328,
293 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
294 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
295 /* 0x24 - 1280x1024@75Hz */
296 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296,
297 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
298 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
299 /* 0x25 - 1280x1024@85Hz */
300 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 157500, 1280, 1344,
301 1504, 1728, 0, 1024, 1025, 1028, 1072, 0,
302 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
303 /* 0x26 - 1280x1024@120Hz RB */
304 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 187250, 1280, 1328,
305 1360, 1440, 0, 1024, 1027, 1034, 1084, 0,
306 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
307 /* 0x27 - 1360x768@60Hz */
308 { DRM_MODE("1360x768", DRM_MODE_TYPE_DRIVER, 85500, 1360, 1424,
309 1536, 1792, 0, 768, 771, 777, 795, 0,
310 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
311 /* 0x28 - 1360x768@120Hz RB */
312 { DRM_MODE("1360x768", DRM_MODE_TYPE_DRIVER, 148250, 1360, 1408,
313 1440, 1520, 0, 768, 771, 776, 813, 0,
314 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
315 /* 0x51 - 1366x768@60Hz */
316 { DRM_MODE("1366x768", DRM_MODE_TYPE_DRIVER, 85500, 1366, 1436,
317 1579, 1792, 0, 768, 771, 774, 798, 0,
318 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
319 /* 0x56 - 1366x768@60Hz */
320 { DRM_MODE("1366x768", DRM_MODE_TYPE_DRIVER, 72000, 1366, 1380,
321 1436, 1500, 0, 768, 769, 772, 800, 0,
322 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
323 /* 0x29 - 1400x1050@60Hz RB */
324 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 101000, 1400, 1448,
325 1480, 1560, 0, 1050, 1053, 1057, 1080, 0,
326 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
327 /* 0x2a - 1400x1050@60Hz */
328 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 121750, 1400, 1488,
329 1632, 1864, 0, 1050, 1053, 1057, 1089, 0,
330 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
331 /* 0x2b - 1400x1050@75Hz */
332 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 156000, 1400, 1504,
333 1648, 1896, 0, 1050, 1053, 1057, 1099, 0,
334 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
335 /* 0x2c - 1400x1050@85Hz */
336 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 179500, 1400, 1504,
337 1656, 1912, 0, 1050, 1053, 1057, 1105, 0,
338 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
339 /* 0x2d - 1400x1050@120Hz RB */
340 { DRM_MODE("1400x1050", DRM_MODE_TYPE_DRIVER, 208000, 1400, 1448,
341 1480, 1560, 0, 1050, 1053, 1057, 1112, 0,
342 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
343 /* 0x2e - 1440x900@60Hz RB */
344 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 88750, 1440, 1488,
345 1520, 1600, 0, 900, 903, 909, 926, 0,
346 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
347 /* 0x2f - 1440x900@60Hz */
348 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 106500, 1440, 1520,
349 1672, 1904, 0, 900, 903, 909, 934, 0,
350 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
351 /* 0x30 - 1440x900@75Hz */
352 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 136750, 1440, 1536,
353 1688, 1936, 0, 900, 903, 909, 942, 0,
354 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
355 /* 0x31 - 1440x900@85Hz */
356 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 157000, 1440, 1544,
357 1696, 1952, 0, 900, 903, 909, 948, 0,
358 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
359 /* 0x32 - 1440x900@120Hz RB */
360 { DRM_MODE("1440x900", DRM_MODE_TYPE_DRIVER, 182750, 1440, 1488,
361 1520, 1600, 0, 900, 903, 909, 953, 0,
362 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
363 /* 0x53 - 1600x900@60Hz */
364 { DRM_MODE("1600x900", DRM_MODE_TYPE_DRIVER, 108000, 1600, 1624,
365 1704, 1800, 0, 900, 901, 904, 1000, 0,
366 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
367 /* 0x33 - 1600x1200@60Hz */
368 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 162000, 1600, 1664,
369 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
370 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
371 /* 0x34 - 1600x1200@65Hz */
372 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 175500, 1600, 1664,
373 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
374 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
375 /* 0x35 - 1600x1200@70Hz */
376 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 189000, 1600, 1664,
377 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
378 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
379 /* 0x36 - 1600x1200@75Hz */
380 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 202500, 1600, 1664,
381 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
382 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
383 /* 0x37 - 1600x1200@85Hz */
384 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 229500, 1600, 1664,
385 1856, 2160, 0, 1200, 1201, 1204, 1250, 0,
386 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
387 /* 0x38 - 1600x1200@120Hz RB */
388 { DRM_MODE("1600x1200", DRM_MODE_TYPE_DRIVER, 268250, 1600, 1648,
389 1680, 1760, 0, 1200, 1203, 1207, 1271, 0,
390 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
391 /* 0x39 - 1680x1050@60Hz RB */
392 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 119000, 1680, 1728,
393 1760, 1840, 0, 1050, 1053, 1059, 1080, 0,
394 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
395 /* 0x3a - 1680x1050@60Hz */
396 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 146250, 1680, 1784,
397 1960, 2240, 0, 1050, 1053, 1059, 1089, 0,
398 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
399 /* 0x3b - 1680x1050@75Hz */
400 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 187000, 1680, 1800,
401 1976, 2272, 0, 1050, 1053, 1059, 1099, 0,
402 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
403 /* 0x3c - 1680x1050@85Hz */
404 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 214750, 1680, 1808,
405 1984, 2288, 0, 1050, 1053, 1059, 1105, 0,
406 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
407 /* 0x3d - 1680x1050@120Hz RB */
408 { DRM_MODE("1680x1050", DRM_MODE_TYPE_DRIVER, 245500, 1680, 1728,
409 1760, 1840, 0, 1050, 1053, 1059, 1112, 0,
410 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
411 /* 0x3e - 1792x1344@60Hz */
412 { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 204750, 1792, 1920,
413 2120, 2448, 0, 1344, 1345, 1348, 1394, 0,
414 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
415 /* 0x3f - 1792x1344@75Hz */
416 { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 261000, 1792, 1888,
417 2104, 2456, 0, 1344, 1345, 1348, 1417, 0,
418 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
419 /* 0x40 - 1792x1344@120Hz RB */
420 { DRM_MODE("1792x1344", DRM_MODE_TYPE_DRIVER, 333250, 1792, 1840,
421 1872, 1952, 0, 1344, 1347, 1351, 1423, 0,
422 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
423 /* 0x41 - 1856x1392@60Hz */
424 { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 218250, 1856, 1952,
425 2176, 2528, 0, 1392, 1393, 1396, 1439, 0,
426 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
427 /* 0x42 - 1856x1392@75Hz */
428 { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 288000, 1856, 1984,
429 2208, 2560, 0, 1392, 1393, 1396, 1500, 0,
430 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
431 /* 0x43 - 1856x1392@120Hz RB */
432 { DRM_MODE("1856x1392", DRM_MODE_TYPE_DRIVER, 356500, 1856, 1904,
433 1936, 2016, 0, 1392, 1395, 1399, 1474, 0,
434 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
435 /* 0x52 - 1920x1080@60Hz */
436 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2008,
437 2052, 2200, 0, 1080, 1084, 1089, 1125, 0,
438 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) },
439 /* 0x44 - 1920x1200@60Hz RB */
440 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 154000, 1920, 1968,
441 2000, 2080, 0, 1200, 1203, 1209, 1235, 0,
442 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
443 /* 0x45 - 1920x1200@60Hz */
444 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 193250, 1920, 2056,
445 2256, 2592, 0, 1200, 1203, 1209, 1245, 0,
446 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
447 /* 0x46 - 1920x1200@75Hz */
448 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 245250, 1920, 2056,
449 2264, 2608, 0, 1200, 1203, 1209, 1255, 0,
450 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
451 /* 0x47 - 1920x1200@85Hz */
452 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 281250, 1920, 2064,
453 2272, 2624, 0, 1200, 1203, 1209, 1262, 0,
454 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
455 /* 0x48 - 1920x1200@120Hz RB */
456 { DRM_MODE("1920x1200", DRM_MODE_TYPE_DRIVER, 317000, 1920, 1968,
457 2000, 2080, 0, 1200, 1203, 1209, 1271, 0,
458 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
459 /* 0x49 - 1920x1440@60Hz */
460 { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 234000, 1920, 2048,
461 2256, 2600, 0, 1440, 1441, 1444, 1500, 0,
462 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
463 /* 0x4a - 1920x1440@75Hz */
464 { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2064,
465 2288, 2640, 0, 1440, 1441, 1444, 1500, 0,
466 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
467 /* 0x4b - 1920x1440@120Hz RB */
468 { DRM_MODE("1920x1440", DRM_MODE_TYPE_DRIVER, 380500, 1920, 1968,
469 2000, 2080, 0, 1440, 1443, 1447, 1525, 0,
470 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
471 /* 0x54 - 2048x1152@60Hz */
472 { DRM_MODE("2048x1152", DRM_MODE_TYPE_DRIVER, 162000, 2048, 2074,
473 2154, 2250, 0, 1152, 1153, 1156, 1200, 0,
474 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) },
475 /* 0x4c - 2560x1600@60Hz RB */
476 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 268500, 2560, 2608,
477 2640, 2720, 0, 1600, 1603, 1609, 1646, 0,
478 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
479 /* 0x4d - 2560x1600@60Hz */
480 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 348500, 2560, 2752,
481 3032, 3504, 0, 1600, 1603, 1609, 1658, 0,
482 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
483 /* 0x4e - 2560x1600@75Hz */
484 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 443250, 2560, 2768,
485 3048, 3536, 0, 1600, 1603, 1609, 1672, 0,
486 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
487 /* 0x4f - 2560x1600@85Hz */
488 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 505250, 2560, 2768,
489 3048, 3536, 0, 1600, 1603, 1609, 1682, 0,
490 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) },
491 /* 0x50 - 2560x1600@120Hz RB */
492 { DRM_MODE("2560x1600", DRM_MODE_TYPE_DRIVER, 552750, 2560, 2608,
493 2640, 2720, 0, 1600, 1603, 1609, 1694, 0,
494 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
495 /* 0x57 - 4096x2160@60Hz RB */
496 { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 556744, 4096, 4104,
497 4136, 4176, 0, 2160, 2208, 2216, 2222, 0,
498 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
499 /* 0x58 - 4096x2160@59.94Hz RB */
500 { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 556188, 4096, 4104,
501 4136, 4176, 0, 2160, 2208, 2216, 2222, 0,
502 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC) },
506 * These more or less come from the DMT spec. The 720x400 modes are
507 * inferred from historical 80x25 practice. The 640x480@67 and 832x624@75
508 * modes are old-school Mac modes. The EDID spec says the 1152x864@75 mode
509 * should be 1152x870, again for the Mac, but instead we use the x864 DMT
512 * The DMT modes have been fact-checked; the rest are mild guesses.
514 static const struct drm_display_mode edid_est_modes[] = {
515 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 40000, 800, 840,
516 968, 1056, 0, 600, 601, 605, 628, 0,
517 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@60Hz */
518 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 36000, 800, 824,
519 896, 1024, 0, 600, 601, 603, 625, 0,
520 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@56Hz */
521 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 656,
522 720, 840, 0, 480, 481, 484, 500, 0,
523 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@75Hz */
524 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 31500, 640, 664,
525 704, 832, 0, 480, 489, 492, 520, 0,
526 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@72Hz */
527 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 30240, 640, 704,
528 768, 864, 0, 480, 483, 486, 525, 0,
529 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@67Hz */
530 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656,
531 752, 800, 0, 480, 490, 492, 525, 0,
532 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 640x480@60Hz */
533 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 35500, 720, 738,
534 846, 900, 0, 400, 421, 423, 449, 0,
535 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 720x400@88Hz */
536 { DRM_MODE("720x400", DRM_MODE_TYPE_DRIVER, 28320, 720, 738,
537 846, 900, 0, 400, 412, 414, 449, 0,
538 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 720x400@70Hz */
539 { DRM_MODE("1280x1024", DRM_MODE_TYPE_DRIVER, 135000, 1280, 1296,
540 1440, 1688, 0, 1024, 1025, 1028, 1066, 0,
541 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1280x1024@75Hz */
542 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 78750, 1024, 1040,
543 1136, 1312, 0, 768, 769, 772, 800, 0,
544 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1024x768@75Hz */
545 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 75000, 1024, 1048,
546 1184, 1328, 0, 768, 771, 777, 806, 0,
547 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@70Hz */
548 { DRM_MODE("1024x768", DRM_MODE_TYPE_DRIVER, 65000, 1024, 1048,
549 1184, 1344, 0, 768, 771, 777, 806, 0,
550 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 1024x768@60Hz */
551 { DRM_MODE("1024x768i", DRM_MODE_TYPE_DRIVER,44900, 1024, 1032,
552 1208, 1264, 0, 768, 768, 776, 817, 0,
553 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC | DRM_MODE_FLAG_INTERLACE) }, /* 1024x768@43Hz */
554 { DRM_MODE("832x624", DRM_MODE_TYPE_DRIVER, 57284, 832, 864,
555 928, 1152, 0, 624, 625, 628, 667, 0,
556 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC) }, /* 832x624@75Hz */
557 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 49500, 800, 816,
558 896, 1056, 0, 600, 601, 604, 625, 0,
559 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@75Hz */
560 { DRM_MODE("800x600", DRM_MODE_TYPE_DRIVER, 50000, 800, 856,
561 976, 1040, 0, 600, 637, 643, 666, 0,
562 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 800x600@72Hz */
563 { DRM_MODE("1152x864", DRM_MODE_TYPE_DRIVER, 108000, 1152, 1216,
564 1344, 1600, 0, 864, 865, 868, 900, 0,
565 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC) }, /* 1152x864@75Hz */
575 static const struct minimode est3_modes[] = {
583 { 1024, 768, 85, 0 },
584 { 1152, 864, 75, 0 },
586 { 1280, 768, 60, 1 },
587 { 1280, 768, 60, 0 },
588 { 1280, 768, 75, 0 },
589 { 1280, 768, 85, 0 },
590 { 1280, 960, 60, 0 },
591 { 1280, 960, 85, 0 },
592 { 1280, 1024, 60, 0 },
593 { 1280, 1024, 85, 0 },
595 { 1360, 768, 60, 0 },
596 { 1440, 900, 60, 1 },
597 { 1440, 900, 60, 0 },
598 { 1440, 900, 75, 0 },
599 { 1440, 900, 85, 0 },
600 { 1400, 1050, 60, 1 },
601 { 1400, 1050, 60, 0 },
602 { 1400, 1050, 75, 0 },
604 { 1400, 1050, 85, 0 },
605 { 1680, 1050, 60, 1 },
606 { 1680, 1050, 60, 0 },
607 { 1680, 1050, 75, 0 },
608 { 1680, 1050, 85, 0 },
609 { 1600, 1200, 60, 0 },
610 { 1600, 1200, 65, 0 },
611 { 1600, 1200, 70, 0 },
613 { 1600, 1200, 75, 0 },
614 { 1600, 1200, 85, 0 },
615 { 1792, 1344, 60, 0 },
616 { 1792, 1344, 75, 0 },
617 { 1856, 1392, 60, 0 },
618 { 1856, 1392, 75, 0 },
619 { 1920, 1200, 60, 1 },
620 { 1920, 1200, 60, 0 },
622 { 1920, 1200, 75, 0 },
623 { 1920, 1200, 85, 0 },
624 { 1920, 1440, 60, 0 },
625 { 1920, 1440, 75, 0 },
628 static const struct minimode extra_modes[] = {
629 { 1024, 576, 60, 0 },
630 { 1366, 768, 60, 0 },
631 { 1600, 900, 60, 0 },
632 { 1680, 945, 60, 0 },
633 { 1920, 1080, 60, 0 },
634 { 2048, 1152, 60, 0 },
635 { 2048, 1536, 60, 0 },
639 * Probably taken from CEA-861 spec.
640 * This table is converted from xorg's hw/xfree86/modes/xf86EdidModes.c.
642 * Index using the VIC.
644 static const struct drm_display_mode edid_cea_modes[] = {
645 /* 0 - dummy, VICs start at 1 */
647 /* 1 - 640x480@60Hz */
648 { DRM_MODE("640x480", DRM_MODE_TYPE_DRIVER, 25175, 640, 656,
649 752, 800, 0, 480, 490, 492, 525, 0,
650 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
651 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
652 /* 2 - 720x480@60Hz */
653 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 27000, 720, 736,
654 798, 858, 0, 480, 489, 495, 525, 0,
655 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
656 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
657 /* 3 - 720x480@60Hz */
658 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 27000, 720, 736,
659 798, 858, 0, 480, 489, 495, 525, 0,
660 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
661 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
662 /* 4 - 1280x720@60Hz */
663 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1390,
664 1430, 1650, 0, 720, 725, 730, 750, 0,
665 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
666 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
667 /* 5 - 1920x1080i@60Hz */
668 { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2008,
669 2052, 2200, 0, 1080, 1084, 1094, 1125, 0,
670 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
671 DRM_MODE_FLAG_INTERLACE),
672 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
673 /* 6 - 720(1440)x480i@60Hz */
674 { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 13500, 720, 739,
675 801, 858, 0, 480, 488, 494, 525, 0,
676 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
677 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
678 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
679 /* 7 - 720(1440)x480i@60Hz */
680 { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 13500, 720, 739,
681 801, 858, 0, 480, 488, 494, 525, 0,
682 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
683 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
684 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
685 /* 8 - 720(1440)x240@60Hz */
686 { DRM_MODE("720x240", DRM_MODE_TYPE_DRIVER, 13500, 720, 739,
687 801, 858, 0, 240, 244, 247, 262, 0,
688 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
689 DRM_MODE_FLAG_DBLCLK),
690 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
691 /* 9 - 720(1440)x240@60Hz */
692 { DRM_MODE("720x240", DRM_MODE_TYPE_DRIVER, 13500, 720, 739,
693 801, 858, 0, 240, 244, 247, 262, 0,
694 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
695 DRM_MODE_FLAG_DBLCLK),
696 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
697 /* 10 - 2880x480i@60Hz */
698 { DRM_MODE("2880x480i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956,
699 3204, 3432, 0, 480, 488, 494, 525, 0,
700 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
701 DRM_MODE_FLAG_INTERLACE),
702 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
703 /* 11 - 2880x480i@60Hz */
704 { DRM_MODE("2880x480i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956,
705 3204, 3432, 0, 480, 488, 494, 525, 0,
706 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
707 DRM_MODE_FLAG_INTERLACE),
708 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
709 /* 12 - 2880x240@60Hz */
710 { DRM_MODE("2880x240", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956,
711 3204, 3432, 0, 240, 244, 247, 262, 0,
712 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
713 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
714 /* 13 - 2880x240@60Hz */
715 { DRM_MODE("2880x240", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2956,
716 3204, 3432, 0, 240, 244, 247, 262, 0,
717 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
718 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
719 /* 14 - 1440x480@60Hz */
720 { DRM_MODE("1440x480", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1472,
721 1596, 1716, 0, 480, 489, 495, 525, 0,
722 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
723 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
724 /* 15 - 1440x480@60Hz */
725 { DRM_MODE("1440x480", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1472,
726 1596, 1716, 0, 480, 489, 495, 525, 0,
727 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
728 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
729 /* 16 - 1920x1080@60Hz */
730 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2008,
731 2052, 2200, 0, 1080, 1084, 1089, 1125, 0,
732 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
733 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
734 /* 17 - 720x576@50Hz */
735 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 27000, 720, 732,
736 796, 864, 0, 576, 581, 586, 625, 0,
737 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
738 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
739 /* 18 - 720x576@50Hz */
740 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 27000, 720, 732,
741 796, 864, 0, 576, 581, 586, 625, 0,
742 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
743 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
744 /* 19 - 1280x720@50Hz */
745 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1720,
746 1760, 1980, 0, 720, 725, 730, 750, 0,
747 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
748 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
749 /* 20 - 1920x1080i@50Hz */
750 { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2448,
751 2492, 2640, 0, 1080, 1084, 1094, 1125, 0,
752 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
753 DRM_MODE_FLAG_INTERLACE),
754 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
755 /* 21 - 720(1440)x576i@50Hz */
756 { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 13500, 720, 732,
757 795, 864, 0, 576, 580, 586, 625, 0,
758 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
759 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
760 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
761 /* 22 - 720(1440)x576i@50Hz */
762 { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 13500, 720, 732,
763 795, 864, 0, 576, 580, 586, 625, 0,
764 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
765 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
766 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
767 /* 23 - 720(1440)x288@50Hz */
768 { DRM_MODE("720x288", DRM_MODE_TYPE_DRIVER, 13500, 720, 732,
769 795, 864, 0, 288, 290, 293, 312, 0,
770 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
771 DRM_MODE_FLAG_DBLCLK),
772 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
773 /* 24 - 720(1440)x288@50Hz */
774 { DRM_MODE("720x288", DRM_MODE_TYPE_DRIVER, 13500, 720, 732,
775 795, 864, 0, 288, 290, 293, 312, 0,
776 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
777 DRM_MODE_FLAG_DBLCLK),
778 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
779 /* 25 - 2880x576i@50Hz */
780 { DRM_MODE("2880x576i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928,
781 3180, 3456, 0, 576, 580, 586, 625, 0,
782 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
783 DRM_MODE_FLAG_INTERLACE),
784 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
785 /* 26 - 2880x576i@50Hz */
786 { DRM_MODE("2880x576i", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928,
787 3180, 3456, 0, 576, 580, 586, 625, 0,
788 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
789 DRM_MODE_FLAG_INTERLACE),
790 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
791 /* 27 - 2880x288@50Hz */
792 { DRM_MODE("2880x288", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928,
793 3180, 3456, 0, 288, 290, 293, 312, 0,
794 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
795 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
796 /* 28 - 2880x288@50Hz */
797 { DRM_MODE("2880x288", DRM_MODE_TYPE_DRIVER, 54000, 2880, 2928,
798 3180, 3456, 0, 288, 290, 293, 312, 0,
799 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
800 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
801 /* 29 - 1440x576@50Hz */
802 { DRM_MODE("1440x576", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1464,
803 1592, 1728, 0, 576, 581, 586, 625, 0,
804 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
805 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
806 /* 30 - 1440x576@50Hz */
807 { DRM_MODE("1440x576", DRM_MODE_TYPE_DRIVER, 54000, 1440, 1464,
808 1592, 1728, 0, 576, 581, 586, 625, 0,
809 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
810 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
811 /* 31 - 1920x1080@50Hz */
812 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2448,
813 2492, 2640, 0, 1080, 1084, 1089, 1125, 0,
814 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
815 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
816 /* 32 - 1920x1080@24Hz */
817 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2558,
818 2602, 2750, 0, 1080, 1084, 1089, 1125, 0,
819 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
820 .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
821 /* 33 - 1920x1080@25Hz */
822 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2448,
823 2492, 2640, 0, 1080, 1084, 1089, 1125, 0,
824 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
825 .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
826 /* 34 - 1920x1080@30Hz */
827 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 74250, 1920, 2008,
828 2052, 2200, 0, 1080, 1084, 1089, 1125, 0,
829 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
830 .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
831 /* 35 - 2880x480@60Hz */
832 { DRM_MODE("2880x480", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2944,
833 3192, 3432, 0, 480, 489, 495, 525, 0,
834 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
835 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
836 /* 36 - 2880x480@60Hz */
837 { DRM_MODE("2880x480", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2944,
838 3192, 3432, 0, 480, 489, 495, 525, 0,
839 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
840 .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
841 /* 37 - 2880x576@50Hz */
842 { DRM_MODE("2880x576", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2928,
843 3184, 3456, 0, 576, 581, 586, 625, 0,
844 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
845 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
846 /* 38 - 2880x576@50Hz */
847 { DRM_MODE("2880x576", DRM_MODE_TYPE_DRIVER, 108000, 2880, 2928,
848 3184, 3456, 0, 576, 581, 586, 625, 0,
849 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
850 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
851 /* 39 - 1920x1080i@50Hz */
852 { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 72000, 1920, 1952,
853 2120, 2304, 0, 1080, 1126, 1136, 1250, 0,
854 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_NVSYNC |
855 DRM_MODE_FLAG_INTERLACE),
856 .vrefresh = 50, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
857 /* 40 - 1920x1080i@100Hz */
858 { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2448,
859 2492, 2640, 0, 1080, 1084, 1094, 1125, 0,
860 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
861 DRM_MODE_FLAG_INTERLACE),
862 .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
863 /* 41 - 1280x720@100Hz */
864 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1720,
865 1760, 1980, 0, 720, 725, 730, 750, 0,
866 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
867 .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
868 /* 42 - 720x576@100Hz */
869 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 54000, 720, 732,
870 796, 864, 0, 576, 581, 586, 625, 0,
871 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
872 .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
873 /* 43 - 720x576@100Hz */
874 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 54000, 720, 732,
875 796, 864, 0, 576, 581, 586, 625, 0,
876 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
877 .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
878 /* 44 - 720(1440)x576i@100Hz */
879 { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 27000, 720, 732,
880 795, 864, 0, 576, 580, 586, 625, 0,
881 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
882 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
883 .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
884 /* 45 - 720(1440)x576i@100Hz */
885 { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 27000, 720, 732,
886 795, 864, 0, 576, 580, 586, 625, 0,
887 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
888 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
889 .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
890 /* 46 - 1920x1080i@120Hz */
891 { DRM_MODE("1920x1080i", DRM_MODE_TYPE_DRIVER, 148500, 1920, 2008,
892 2052, 2200, 0, 1080, 1084, 1094, 1125, 0,
893 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC |
894 DRM_MODE_FLAG_INTERLACE),
895 .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
896 /* 47 - 1280x720@120Hz */
897 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 148500, 1280, 1390,
898 1430, 1650, 0, 720, 725, 730, 750, 0,
899 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
900 .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
901 /* 48 - 720x480@120Hz */
902 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 54000, 720, 736,
903 798, 858, 0, 480, 489, 495, 525, 0,
904 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
905 .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
906 /* 49 - 720x480@120Hz */
907 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 54000, 720, 736,
908 798, 858, 0, 480, 489, 495, 525, 0,
909 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
910 .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
911 /* 50 - 720(1440)x480i@120Hz */
912 { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 27000, 720, 739,
913 801, 858, 0, 480, 488, 494, 525, 0,
914 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
915 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
916 .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
917 /* 51 - 720(1440)x480i@120Hz */
918 { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 27000, 720, 739,
919 801, 858, 0, 480, 488, 494, 525, 0,
920 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
921 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
922 .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
923 /* 52 - 720x576@200Hz */
924 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 108000, 720, 732,
925 796, 864, 0, 576, 581, 586, 625, 0,
926 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
927 .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
928 /* 53 - 720x576@200Hz */
929 { DRM_MODE("720x576", DRM_MODE_TYPE_DRIVER, 108000, 720, 732,
930 796, 864, 0, 576, 581, 586, 625, 0,
931 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
932 .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
933 /* 54 - 720(1440)x576i@200Hz */
934 { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 54000, 720, 732,
935 795, 864, 0, 576, 580, 586, 625, 0,
936 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
937 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
938 .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
939 /* 55 - 720(1440)x576i@200Hz */
940 { DRM_MODE("720x576i", DRM_MODE_TYPE_DRIVER, 54000, 720, 732,
941 795, 864, 0, 576, 580, 586, 625, 0,
942 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
943 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
944 .vrefresh = 200, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
945 /* 56 - 720x480@240Hz */
946 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 108000, 720, 736,
947 798, 858, 0, 480, 489, 495, 525, 0,
948 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
949 .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
950 /* 57 - 720x480@240Hz */
951 { DRM_MODE("720x480", DRM_MODE_TYPE_DRIVER, 108000, 720, 736,
952 798, 858, 0, 480, 489, 495, 525, 0,
953 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
954 .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
955 /* 58 - 720(1440)x480i@240 */
956 { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 54000, 720, 739,
957 801, 858, 0, 480, 488, 494, 525, 0,
958 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
959 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
960 .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_4_3, },
961 /* 59 - 720(1440)x480i@240 */
962 { DRM_MODE("720x480i", DRM_MODE_TYPE_DRIVER, 54000, 720, 739,
963 801, 858, 0, 480, 488, 494, 525, 0,
964 DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC |
965 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_DBLCLK),
966 .vrefresh = 240, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
967 /* 60 - 1280x720@24Hz */
968 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 59400, 1280, 3040,
969 3080, 3300, 0, 720, 725, 730, 750, 0,
970 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
971 .vrefresh = 24, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
972 /* 61 - 1280x720@25Hz */
973 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 3700,
974 3740, 3960, 0, 720, 725, 730, 750, 0,
975 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
976 .vrefresh = 25, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
977 /* 62 - 1280x720@30Hz */
978 { DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 3040,
979 3080, 3300, 0, 720, 725, 730, 750, 0,
980 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
981 .vrefresh = 30, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
982 /* 63 - 1920x1080@120Hz */
983 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2008,
984 2052, 2200, 0, 1080, 1084, 1089, 1125, 0,
985 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
986 .vrefresh = 120, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
987 /* 64 - 1920x1080@100Hz */
988 { DRM_MODE("1920x1080", DRM_MODE_TYPE_DRIVER, 297000, 1920, 2448,
989 2492, 2640, 0, 1080, 1084, 1094, 1125, 0,
990 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
991 .vrefresh = 100, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
995 * HDMI 1.4 4k modes. Index using the VIC.
997 static const struct drm_display_mode edid_4k_modes[] = {
998 /* 0 - dummy, VICs start at 1 */
1000 /* 1 - 3840x2160@30Hz */
1001 { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000,
1002 3840, 4016, 4104, 4400, 0,
1003 2160, 2168, 2178, 2250, 0,
1004 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
1006 /* 2 - 3840x2160@25Hz */
1007 { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000,
1008 3840, 4896, 4984, 5280, 0,
1009 2160, 2168, 2178, 2250, 0,
1010 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
1012 /* 3 - 3840x2160@24Hz */
1013 { DRM_MODE("3840x2160", DRM_MODE_TYPE_DRIVER, 297000,
1014 3840, 5116, 5204, 5500, 0,
1015 2160, 2168, 2178, 2250, 0,
1016 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
1018 /* 4 - 4096x2160@24Hz (SMPTE) */
1019 { DRM_MODE("4096x2160", DRM_MODE_TYPE_DRIVER, 297000,
1020 4096, 5116, 5204, 5500, 0,
1021 2160, 2168, 2178, 2250, 0,
1022 DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
1026 /*** DDC fetch and block validation ***/
1028 static const u8 edid_header[] = {
1029 0x00, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0x00
1033 * drm_edid_header_is_valid - sanity check the header of the base EDID block
1034 * @raw_edid: pointer to raw base EDID block
1036 * Sanity check the header of the base EDID block.
1038 * Return: 8 if the header is perfect, down to 0 if it's totally wrong.
1040 int drm_edid_header_is_valid(const u8 *raw_edid)
1044 for (i = 0; i < sizeof(edid_header); i++)
1045 if (raw_edid[i] == edid_header[i])
1050 EXPORT_SYMBOL(drm_edid_header_is_valid);
1052 static int edid_fixup __read_mostly = 6;
1053 module_param_named(edid_fixup, edid_fixup, int, 0400);
1054 MODULE_PARM_DESC(edid_fixup,
1055 "Minimum number of valid EDID header bytes (0-8, default 6)");
1057 static void drm_get_displayid(struct drm_connector *connector,
1060 static int drm_edid_block_checksum(const u8 *raw_edid)
1064 for (i = 0; i < EDID_LENGTH; i++)
1065 csum += raw_edid[i];
1070 static bool drm_edid_is_zero(const u8 *in_edid, int length)
1072 if (memchr_inv(in_edid, 0, length))
1079 * drm_edid_block_valid - Sanity check the EDID block (base or extension)
1080 * @raw_edid: pointer to raw EDID block
1081 * @block: type of block to validate (0 for base, extension otherwise)
1082 * @print_bad_edid: if true, dump bad EDID blocks to the console
1083 * @edid_corrupt: if true, the header or checksum is invalid
1085 * Validate a base or extension EDID block and optionally dump bad blocks to
1088 * Return: True if the block is valid, false otherwise.
1090 bool drm_edid_block_valid(u8 *raw_edid, int block, bool print_bad_edid,
1094 struct edid *edid = (struct edid *)raw_edid;
1096 if (WARN_ON(!raw_edid))
1099 if (edid_fixup > 8 || edid_fixup < 0)
1103 int score = drm_edid_header_is_valid(raw_edid);
1106 *edid_corrupt = false;
1107 } else if (score >= edid_fixup) {
1108 /* Displayport Link CTS Core 1.2 rev1.1 test 4.2.2.6
1109 * The corrupt flag needs to be set here otherwise, the
1110 * fix-up code here will correct the problem, the
1111 * checksum is correct and the test fails
1114 *edid_corrupt = true;
1115 DRM_DEBUG("Fixing EDID header, your hardware may be failing\n");
1116 memcpy(raw_edid, edid_header, sizeof(edid_header));
1119 *edid_corrupt = true;
1124 csum = drm_edid_block_checksum(raw_edid);
1126 if (print_bad_edid) {
1127 DRM_ERROR("EDID checksum is invalid, remainder is %d\n", csum);
1131 *edid_corrupt = true;
1133 /* allow CEA to slide through, switches mangle this */
1134 if (raw_edid[0] != 0x02)
1138 /* per-block-type checks */
1139 switch (raw_edid[0]) {
1141 if (edid->version != 1) {
1142 DRM_ERROR("EDID has major version %d, instead of 1\n", edid->version);
1146 if (edid->revision > 4)
1147 DRM_DEBUG("EDID minor > 4, assuming backward compatibility\n");
1157 if (print_bad_edid) {
1158 if (drm_edid_is_zero(raw_edid, EDID_LENGTH)) {
1159 printk(KERN_ERR "EDID block is all zeroes\n");
1161 printk(KERN_ERR "Raw EDID:\n");
1162 print_hex_dump(KERN_ERR, " \t", DUMP_PREFIX_NONE, 16, 1,
1163 raw_edid, EDID_LENGTH, false);
1168 EXPORT_SYMBOL(drm_edid_block_valid);
1171 * drm_edid_is_valid - sanity check EDID data
1174 * Sanity-check an entire EDID record (including extensions)
1176 * Return: True if the EDID data is valid, false otherwise.
1178 bool drm_edid_is_valid(struct edid *edid)
1181 u8 *raw = (u8 *)edid;
1186 for (i = 0; i <= edid->extensions; i++)
1187 if (!drm_edid_block_valid(raw + i * EDID_LENGTH, i, true, NULL))
1192 EXPORT_SYMBOL(drm_edid_is_valid);
1194 #define DDC_SEGMENT_ADDR 0x30
1196 * drm_do_probe_ddc_edid() - get EDID information via I2C
1197 * @data: I2C device adapter
1198 * @buf: EDID data buffer to be filled
1199 * @block: 128 byte EDID block to start fetching from
1200 * @len: EDID data buffer length to fetch
1202 * Try to fetch EDID information by calling I2C driver functions.
1204 * Return: 0 on success or -1 on failure.
1207 drm_do_probe_ddc_edid(void *data, u8 *buf, unsigned int block, size_t len)
1209 struct i2c_adapter *adapter = data;
1210 unsigned char start = block * EDID_LENGTH;
1211 unsigned char segment = block >> 1;
1212 unsigned char xfers = segment ? 3 : 2;
1213 int ret, retries = 5;
1216 * The core I2C driver will automatically retry the transfer if the
1217 * adapter reports EAGAIN. However, we find that bit-banging transfers
1218 * are susceptible to errors under a heavily loaded machine and
1219 * generate spurious NAKs and timeouts. Retrying the transfer
1220 * of the individual block a few times seems to overcome this.
1223 struct i2c_msg msgs[] = {
1225 .addr = DDC_SEGMENT_ADDR,
1243 * Avoid sending the segment addr to not upset non-compliant
1246 ret = i2c_transfer(adapter, &msgs[3 - xfers], xfers);
1248 if (ret == -ENXIO) {
1249 DRM_DEBUG_KMS("drm: skipping non-existent adapter %s\n",
1253 } while (ret != xfers && --retries);
1255 return ret == xfers ? 0 : -1;
1259 * drm_do_get_edid - get EDID data using a custom EDID block read function
1260 * @connector: connector we're probing
1261 * @get_edid_block: EDID block read function
1262 * @data: private data passed to the block read function
1264 * When the I2C adapter connected to the DDC bus is hidden behind a device that
1265 * exposes a different interface to read EDID blocks this function can be used
1266 * to get EDID data using a custom block read function.
1268 * As in the general case the DDC bus is accessible by the kernel at the I2C
1269 * level, drivers must make all reasonable efforts to expose it as an I2C
1270 * adapter and use drm_get_edid() instead of abusing this function.
1272 * Return: Pointer to valid EDID or NULL if we couldn't find any.
1274 struct edid *drm_do_get_edid(struct drm_connector *connector,
1275 int (*get_edid_block)(void *data, u8 *buf, unsigned int block,
1279 int i, j = 0, valid_extensions = 0;
1281 bool print_bad_edid = !connector->bad_edid_counter || (drm_debug & DRM_UT_KMS);
1283 if ((block = kmalloc(EDID_LENGTH, GFP_KERNEL)) == NULL)
1286 /* base block fetch */
1287 for (i = 0; i < 4; i++) {
1288 if (get_edid_block(data, block, 0, EDID_LENGTH))
1290 if (drm_edid_block_valid(block, 0, print_bad_edid,
1291 &connector->edid_corrupt))
1293 if (i == 0 && drm_edid_is_zero(block, EDID_LENGTH)) {
1294 connector->null_edid_counter++;
1301 /* if there's no extensions, we're done */
1302 if (block[0x7e] == 0)
1303 return (struct edid *)block;
1305 new = krealloc(block, (block[0x7e] + 1) * EDID_LENGTH, GFP_KERNEL);
1310 for (j = 1; j <= block[0x7e]; j++) {
1311 for (i = 0; i < 4; i++) {
1312 if (get_edid_block(data,
1313 block + (valid_extensions + 1) * EDID_LENGTH,
1316 if (drm_edid_block_valid(block + (valid_extensions + 1)
1325 if (i == 4 && print_bad_edid) {
1326 dev_warn(connector->dev->dev,
1327 "%s: Ignoring invalid EDID block %d.\n",
1328 connector->name, j);
1330 connector->bad_edid_counter++;
1334 if (valid_extensions != block[0x7e]) {
1335 block[EDID_LENGTH-1] += block[0x7e] - valid_extensions;
1336 block[0x7e] = valid_extensions;
1337 new = krealloc(block, (valid_extensions + 1) * EDID_LENGTH, GFP_KERNEL);
1343 return (struct edid *)block;
1346 if (print_bad_edid) {
1347 dev_warn(connector->dev->dev, "%s: EDID block %d invalid.\n",
1348 connector->name, j);
1350 connector->bad_edid_counter++;
1356 EXPORT_SYMBOL_GPL(drm_do_get_edid);
1359 * drm_probe_ddc() - probe DDC presence
1360 * @adapter: I2C adapter to probe
1362 * Return: True on success, false on failure.
1365 drm_probe_ddc(struct i2c_adapter *adapter)
1369 return (drm_do_probe_ddc_edid(adapter, &out, 0, 1) == 0);
1371 EXPORT_SYMBOL(drm_probe_ddc);
1374 * drm_get_edid - get EDID data, if available
1375 * @connector: connector we're probing
1376 * @adapter: I2C adapter to use for DDC
1378 * Poke the given I2C channel to grab EDID data if possible. If found,
1379 * attach it to the connector.
1381 * Return: Pointer to valid EDID or NULL if we couldn't find any.
1383 struct edid *drm_get_edid(struct drm_connector *connector,
1384 struct i2c_adapter *adapter)
1388 if (!drm_probe_ddc(adapter))
1391 edid = drm_do_get_edid(connector, drm_do_probe_ddc_edid, adapter);
1393 drm_get_displayid(connector, edid);
1396 EXPORT_SYMBOL(drm_get_edid);
1399 * drm_get_edid_switcheroo - get EDID data for a vga_switcheroo output
1400 * @connector: connector we're probing
1401 * @adapter: I2C adapter to use for DDC
1403 * Wrapper around drm_get_edid() for laptops with dual GPUs using one set of
1404 * outputs. The wrapper adds the requisite vga_switcheroo calls to temporarily
1405 * switch DDC to the GPU which is retrieving EDID.
1407 * Return: Pointer to valid EDID or %NULL if we couldn't find any.
1409 struct edid *drm_get_edid_switcheroo(struct drm_connector *connector,
1410 struct i2c_adapter *adapter)
1412 struct pci_dev *pdev = connector->dev->pdev;
1415 vga_switcheroo_lock_ddc(pdev);
1416 edid = drm_get_edid(connector, adapter);
1417 vga_switcheroo_unlock_ddc(pdev);
1421 EXPORT_SYMBOL(drm_get_edid_switcheroo);
1424 * drm_edid_duplicate - duplicate an EDID and the extensions
1425 * @edid: EDID to duplicate
1427 * Return: Pointer to duplicated EDID or NULL on allocation failure.
1429 struct edid *drm_edid_duplicate(const struct edid *edid)
1431 return kmemdup(edid, (edid->extensions + 1) * EDID_LENGTH, GFP_KERNEL);
1433 EXPORT_SYMBOL(drm_edid_duplicate);
1435 /*** EDID parsing ***/
1438 * edid_vendor - match a string against EDID's obfuscated vendor field
1439 * @edid: EDID to match
1440 * @vendor: vendor string
1442 * Returns true if @vendor is in @edid, false otherwise
1444 static bool edid_vendor(struct edid *edid, char *vendor)
1446 char edid_vendor[3];
1448 edid_vendor[0] = ((edid->mfg_id[0] & 0x7c) >> 2) + '@';
1449 edid_vendor[1] = (((edid->mfg_id[0] & 0x3) << 3) |
1450 ((edid->mfg_id[1] & 0xe0) >> 5)) + '@';
1451 edid_vendor[2] = (edid->mfg_id[1] & 0x1f) + '@';
1453 return !strncmp(edid_vendor, vendor, 3);
1457 * edid_get_quirks - return quirk flags for a given EDID
1458 * @edid: EDID to process
1460 * This tells subsequent routines what fixes they need to apply.
1462 static u32 edid_get_quirks(struct edid *edid)
1464 struct edid_quirk *quirk;
1467 for (i = 0; i < ARRAY_SIZE(edid_quirk_list); i++) {
1468 quirk = &edid_quirk_list[i];
1470 if (edid_vendor(edid, quirk->vendor) &&
1471 (EDID_PRODUCT_ID(edid) == quirk->product_id))
1472 return quirk->quirks;
1478 #define MODE_SIZE(m) ((m)->hdisplay * (m)->vdisplay)
1479 #define MODE_REFRESH_DIFF(c,t) (abs((c) - (t)))
1482 * edid_fixup_preferred - set preferred modes based on quirk list
1483 * @connector: has mode list to fix up
1484 * @quirks: quirks list
1486 * Walk the mode list for @connector, clearing the preferred status
1487 * on existing modes and setting it anew for the right mode ala @quirks.
1489 static void edid_fixup_preferred(struct drm_connector *connector,
1492 struct drm_display_mode *t, *cur_mode, *preferred_mode;
1493 int target_refresh = 0;
1494 int cur_vrefresh, preferred_vrefresh;
1496 if (list_empty(&connector->probed_modes))
1499 if (quirks & EDID_QUIRK_PREFER_LARGE_60)
1500 target_refresh = 60;
1501 if (quirks & EDID_QUIRK_PREFER_LARGE_75)
1502 target_refresh = 75;
1504 preferred_mode = list_first_entry(&connector->probed_modes,
1505 struct drm_display_mode, head);
1507 list_for_each_entry_safe(cur_mode, t, &connector->probed_modes, head) {
1508 cur_mode->type &= ~DRM_MODE_TYPE_PREFERRED;
1510 if (cur_mode == preferred_mode)
1513 /* Largest mode is preferred */
1514 if (MODE_SIZE(cur_mode) > MODE_SIZE(preferred_mode))
1515 preferred_mode = cur_mode;
1517 cur_vrefresh = cur_mode->vrefresh ?
1518 cur_mode->vrefresh : drm_mode_vrefresh(cur_mode);
1519 preferred_vrefresh = preferred_mode->vrefresh ?
1520 preferred_mode->vrefresh : drm_mode_vrefresh(preferred_mode);
1521 /* At a given size, try to get closest to target refresh */
1522 if ((MODE_SIZE(cur_mode) == MODE_SIZE(preferred_mode)) &&
1523 MODE_REFRESH_DIFF(cur_vrefresh, target_refresh) <
1524 MODE_REFRESH_DIFF(preferred_vrefresh, target_refresh)) {
1525 preferred_mode = cur_mode;
1529 preferred_mode->type |= DRM_MODE_TYPE_PREFERRED;
1533 mode_is_rb(const struct drm_display_mode *mode)
1535 return (mode->htotal - mode->hdisplay == 160) &&
1536 (mode->hsync_end - mode->hdisplay == 80) &&
1537 (mode->hsync_end - mode->hsync_start == 32) &&
1538 (mode->vsync_start - mode->vdisplay == 3);
1542 * drm_mode_find_dmt - Create a copy of a mode if present in DMT
1543 * @dev: Device to duplicate against
1544 * @hsize: Mode width
1545 * @vsize: Mode height
1546 * @fresh: Mode refresh rate
1547 * @rb: Mode reduced-blanking-ness
1549 * Walk the DMT mode list looking for a match for the given parameters.
1551 * Return: A newly allocated copy of the mode, or NULL if not found.
1553 struct drm_display_mode *drm_mode_find_dmt(struct drm_device *dev,
1554 int hsize, int vsize, int fresh,
1559 for (i = 0; i < ARRAY_SIZE(drm_dmt_modes); i++) {
1560 const struct drm_display_mode *ptr = &drm_dmt_modes[i];
1561 if (hsize != ptr->hdisplay)
1563 if (vsize != ptr->vdisplay)
1565 if (fresh != drm_mode_vrefresh(ptr))
1567 if (rb != mode_is_rb(ptr))
1570 return drm_mode_duplicate(dev, ptr);
1575 EXPORT_SYMBOL(drm_mode_find_dmt);
1577 typedef void detailed_cb(struct detailed_timing *timing, void *closure);
1580 cea_for_each_detailed_block(u8 *ext, detailed_cb *cb, void *closure)
1584 u8 *det_base = ext + d;
1587 for (i = 0; i < n; i++)
1588 cb((struct detailed_timing *)(det_base + 18 * i), closure);
1592 vtb_for_each_detailed_block(u8 *ext, detailed_cb *cb, void *closure)
1594 unsigned int i, n = min((int)ext[0x02], 6);
1595 u8 *det_base = ext + 5;
1598 return; /* unknown version */
1600 for (i = 0; i < n; i++)
1601 cb((struct detailed_timing *)(det_base + 18 * i), closure);
1605 drm_for_each_detailed_block(u8 *raw_edid, detailed_cb *cb, void *closure)
1608 struct edid *edid = (struct edid *)raw_edid;
1613 for (i = 0; i < EDID_DETAILED_TIMINGS; i++)
1614 cb(&(edid->detailed_timings[i]), closure);
1616 for (i = 1; i <= raw_edid[0x7e]; i++) {
1617 u8 *ext = raw_edid + (i * EDID_LENGTH);
1620 cea_for_each_detailed_block(ext, cb, closure);
1623 vtb_for_each_detailed_block(ext, cb, closure);
1632 is_rb(struct detailed_timing *t, void *data)
1635 if (r[3] == EDID_DETAIL_MONITOR_RANGE)
1637 *(bool *)data = true;
1640 /* EDID 1.4 defines this explicitly. For EDID 1.3, we guess, badly. */
1642 drm_monitor_supports_rb(struct edid *edid)
1644 if (edid->revision >= 4) {
1646 drm_for_each_detailed_block((u8 *)edid, is_rb, &ret);
1650 return ((edid->input & DRM_EDID_INPUT_DIGITAL) != 0);
1654 find_gtf2(struct detailed_timing *t, void *data)
1657 if (r[3] == EDID_DETAIL_MONITOR_RANGE && r[10] == 0x02)
1661 /* Secondary GTF curve kicks in above some break frequency */
1663 drm_gtf2_hbreak(struct edid *edid)
1666 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
1667 return r ? (r[12] * 2) : 0;
1671 drm_gtf2_2c(struct edid *edid)
1674 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
1675 return r ? r[13] : 0;
1679 drm_gtf2_m(struct edid *edid)
1682 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
1683 return r ? (r[15] << 8) + r[14] : 0;
1687 drm_gtf2_k(struct edid *edid)
1690 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
1691 return r ? r[16] : 0;
1695 drm_gtf2_2j(struct edid *edid)
1698 drm_for_each_detailed_block((u8 *)edid, find_gtf2, &r);
1699 return r ? r[17] : 0;
1703 * standard_timing_level - get std. timing level(CVT/GTF/DMT)
1704 * @edid: EDID block to scan
1706 static int standard_timing_level(struct edid *edid)
1708 if (edid->revision >= 2) {
1709 if (edid->revision >= 4 && (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF))
1711 if (drm_gtf2_hbreak(edid))
1719 * 0 is reserved. The spec says 0x01 fill for unused timings. Some old
1720 * monitors fill with ascii space (0x20) instead.
1723 bad_std_timing(u8 a, u8 b)
1725 return (a == 0x00 && b == 0x00) ||
1726 (a == 0x01 && b == 0x01) ||
1727 (a == 0x20 && b == 0x20);
1731 * drm_mode_std - convert standard mode info (width, height, refresh) into mode
1732 * @connector: connector of for the EDID block
1733 * @edid: EDID block to scan
1734 * @t: standard timing params
1736 * Take the standard timing params (in this case width, aspect, and refresh)
1737 * and convert them into a real mode using CVT/GTF/DMT.
1739 static struct drm_display_mode *
1740 drm_mode_std(struct drm_connector *connector, struct edid *edid,
1741 struct std_timing *t)
1743 struct drm_device *dev = connector->dev;
1744 struct drm_display_mode *m, *mode = NULL;
1747 unsigned aspect_ratio = (t->vfreq_aspect & EDID_TIMING_ASPECT_MASK)
1748 >> EDID_TIMING_ASPECT_SHIFT;
1749 unsigned vfreq = (t->vfreq_aspect & EDID_TIMING_VFREQ_MASK)
1750 >> EDID_TIMING_VFREQ_SHIFT;
1751 int timing_level = standard_timing_level(edid);
1753 if (bad_std_timing(t->hsize, t->vfreq_aspect))
1756 /* According to the EDID spec, the hdisplay = hsize * 8 + 248 */
1757 hsize = t->hsize * 8 + 248;
1758 /* vrefresh_rate = vfreq + 60 */
1759 vrefresh_rate = vfreq + 60;
1760 /* the vdisplay is calculated based on the aspect ratio */
1761 if (aspect_ratio == 0) {
1762 if (edid->revision < 3)
1765 vsize = (hsize * 10) / 16;
1766 } else if (aspect_ratio == 1)
1767 vsize = (hsize * 3) / 4;
1768 else if (aspect_ratio == 2)
1769 vsize = (hsize * 4) / 5;
1771 vsize = (hsize * 9) / 16;
1773 /* HDTV hack, part 1 */
1774 if (vrefresh_rate == 60 &&
1775 ((hsize == 1360 && vsize == 765) ||
1776 (hsize == 1368 && vsize == 769))) {
1782 * If this connector already has a mode for this size and refresh
1783 * rate (because it came from detailed or CVT info), use that
1784 * instead. This way we don't have to guess at interlace or
1787 list_for_each_entry(m, &connector->probed_modes, head)
1788 if (m->hdisplay == hsize && m->vdisplay == vsize &&
1789 drm_mode_vrefresh(m) == vrefresh_rate)
1792 /* HDTV hack, part 2 */
1793 if (hsize == 1366 && vsize == 768 && vrefresh_rate == 60) {
1794 mode = drm_cvt_mode(dev, 1366, 768, vrefresh_rate, 0, 0,
1796 mode->hdisplay = 1366;
1797 mode->hsync_start = mode->hsync_start - 1;
1798 mode->hsync_end = mode->hsync_end - 1;
1802 /* check whether it can be found in default mode table */
1803 if (drm_monitor_supports_rb(edid)) {
1804 mode = drm_mode_find_dmt(dev, hsize, vsize, vrefresh_rate,
1809 mode = drm_mode_find_dmt(dev, hsize, vsize, vrefresh_rate, false);
1813 /* okay, generate it */
1814 switch (timing_level) {
1818 mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0);
1822 * This is potentially wrong if there's ever a monitor with
1823 * more than one ranges section, each claiming a different
1824 * secondary GTF curve. Please don't do that.
1826 mode = drm_gtf_mode(dev, hsize, vsize, vrefresh_rate, 0, 0);
1829 if (drm_mode_hsync(mode) > drm_gtf2_hbreak(edid)) {
1830 drm_mode_destroy(dev, mode);
1831 mode = drm_gtf_mode_complex(dev, hsize, vsize,
1832 vrefresh_rate, 0, 0,
1840 mode = drm_cvt_mode(dev, hsize, vsize, vrefresh_rate, 0, 0,
1848 * EDID is delightfully ambiguous about how interlaced modes are to be
1849 * encoded. Our internal representation is of frame height, but some
1850 * HDTV detailed timings are encoded as field height.
1852 * The format list here is from CEA, in frame size. Technically we
1853 * should be checking refresh rate too. Whatever.
1856 drm_mode_do_interlace_quirk(struct drm_display_mode *mode,
1857 struct detailed_pixel_timing *pt)
1860 static const struct {
1862 } cea_interlaced[] = {
1872 if (!(pt->misc & DRM_EDID_PT_INTERLACED))
1875 for (i = 0; i < ARRAY_SIZE(cea_interlaced); i++) {
1876 if ((mode->hdisplay == cea_interlaced[i].w) &&
1877 (mode->vdisplay == cea_interlaced[i].h / 2)) {
1878 mode->vdisplay *= 2;
1879 mode->vsync_start *= 2;
1880 mode->vsync_end *= 2;
1886 mode->flags |= DRM_MODE_FLAG_INTERLACE;
1890 * drm_mode_detailed - create a new mode from an EDID detailed timing section
1891 * @dev: DRM device (needed to create new mode)
1893 * @timing: EDID detailed timing info
1894 * @quirks: quirks to apply
1896 * An EDID detailed timing block contains enough info for us to create and
1897 * return a new struct drm_display_mode.
1899 static struct drm_display_mode *drm_mode_detailed(struct drm_device *dev,
1901 struct detailed_timing *timing,
1904 struct drm_display_mode *mode;
1905 struct detailed_pixel_timing *pt = &timing->data.pixel_data;
1906 unsigned hactive = (pt->hactive_hblank_hi & 0xf0) << 4 | pt->hactive_lo;
1907 unsigned vactive = (pt->vactive_vblank_hi & 0xf0) << 4 | pt->vactive_lo;
1908 unsigned hblank = (pt->hactive_hblank_hi & 0xf) << 8 | pt->hblank_lo;
1909 unsigned vblank = (pt->vactive_vblank_hi & 0xf) << 8 | pt->vblank_lo;
1910 unsigned hsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc0) << 2 | pt->hsync_offset_lo;
1911 unsigned hsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x30) << 4 | pt->hsync_pulse_width_lo;
1912 unsigned vsync_offset = (pt->hsync_vsync_offset_pulse_width_hi & 0xc) << 2 | pt->vsync_offset_pulse_width_lo >> 4;
1913 unsigned vsync_pulse_width = (pt->hsync_vsync_offset_pulse_width_hi & 0x3) << 4 | (pt->vsync_offset_pulse_width_lo & 0xf);
1915 /* ignore tiny modes */
1916 if (hactive < 64 || vactive < 64)
1919 if (pt->misc & DRM_EDID_PT_STEREO) {
1920 DRM_DEBUG_KMS("stereo mode not supported\n");
1923 if (!(pt->misc & DRM_EDID_PT_SEPARATE_SYNC)) {
1924 DRM_DEBUG_KMS("composite sync not supported\n");
1927 /* it is incorrect if hsync/vsync width is zero */
1928 if (!hsync_pulse_width || !vsync_pulse_width) {
1929 DRM_DEBUG_KMS("Incorrect Detailed timing. "
1930 "Wrong Hsync/Vsync pulse width\n");
1934 if (quirks & EDID_QUIRK_FORCE_REDUCED_BLANKING) {
1935 mode = drm_cvt_mode(dev, hactive, vactive, 60, true, false, false);
1942 mode = drm_mode_create(dev);
1946 if (quirks & EDID_QUIRK_135_CLOCK_TOO_HIGH)
1947 timing->pixel_clock = cpu_to_le16(1088);
1949 mode->clock = le16_to_cpu(timing->pixel_clock) * 10;
1951 mode->hdisplay = hactive;
1952 mode->hsync_start = mode->hdisplay + hsync_offset;
1953 mode->hsync_end = mode->hsync_start + hsync_pulse_width;
1954 mode->htotal = mode->hdisplay + hblank;
1956 mode->vdisplay = vactive;
1957 mode->vsync_start = mode->vdisplay + vsync_offset;
1958 mode->vsync_end = mode->vsync_start + vsync_pulse_width;
1959 mode->vtotal = mode->vdisplay + vblank;
1961 /* Some EDIDs have bogus h/vtotal values */
1962 if (mode->hsync_end > mode->htotal)
1963 mode->htotal = mode->hsync_end + 1;
1964 if (mode->vsync_end > mode->vtotal)
1965 mode->vtotal = mode->vsync_end + 1;
1967 drm_mode_do_interlace_quirk(mode, pt);
1969 if (quirks & EDID_QUIRK_DETAILED_SYNC_PP) {
1970 pt->misc |= DRM_EDID_PT_HSYNC_POSITIVE | DRM_EDID_PT_VSYNC_POSITIVE;
1973 mode->flags |= (pt->misc & DRM_EDID_PT_HSYNC_POSITIVE) ?
1974 DRM_MODE_FLAG_PHSYNC : DRM_MODE_FLAG_NHSYNC;
1975 mode->flags |= (pt->misc & DRM_EDID_PT_VSYNC_POSITIVE) ?
1976 DRM_MODE_FLAG_PVSYNC : DRM_MODE_FLAG_NVSYNC;
1979 mode->width_mm = pt->width_mm_lo | (pt->width_height_mm_hi & 0xf0) << 4;
1980 mode->height_mm = pt->height_mm_lo | (pt->width_height_mm_hi & 0xf) << 8;
1982 if (quirks & EDID_QUIRK_DETAILED_IN_CM) {
1983 mode->width_mm *= 10;
1984 mode->height_mm *= 10;
1987 if (quirks & EDID_QUIRK_DETAILED_USE_MAXIMUM_SIZE) {
1988 mode->width_mm = edid->width_cm * 10;
1989 mode->height_mm = edid->height_cm * 10;
1992 mode->type = DRM_MODE_TYPE_DRIVER;
1993 mode->vrefresh = drm_mode_vrefresh(mode);
1994 drm_mode_set_name(mode);
2000 mode_in_hsync_range(const struct drm_display_mode *mode,
2001 struct edid *edid, u8 *t)
2003 int hsync, hmin, hmax;
2006 if (edid->revision >= 4)
2007 hmin += ((t[4] & 0x04) ? 255 : 0);
2009 if (edid->revision >= 4)
2010 hmax += ((t[4] & 0x08) ? 255 : 0);
2011 hsync = drm_mode_hsync(mode);
2013 return (hsync <= hmax && hsync >= hmin);
2017 mode_in_vsync_range(const struct drm_display_mode *mode,
2018 struct edid *edid, u8 *t)
2020 int vsync, vmin, vmax;
2023 if (edid->revision >= 4)
2024 vmin += ((t[4] & 0x01) ? 255 : 0);
2026 if (edid->revision >= 4)
2027 vmax += ((t[4] & 0x02) ? 255 : 0);
2028 vsync = drm_mode_vrefresh(mode);
2030 return (vsync <= vmax && vsync >= vmin);
2034 range_pixel_clock(struct edid *edid, u8 *t)
2037 if (t[9] == 0 || t[9] == 255)
2040 /* 1.4 with CVT support gives us real precision, yay */
2041 if (edid->revision >= 4 && t[10] == 0x04)
2042 return (t[9] * 10000) - ((t[12] >> 2) * 250);
2044 /* 1.3 is pathetic, so fuzz up a bit */
2045 return t[9] * 10000 + 5001;
2049 mode_in_range(const struct drm_display_mode *mode, struct edid *edid,
2050 struct detailed_timing *timing)
2053 u8 *t = (u8 *)timing;
2055 if (!mode_in_hsync_range(mode, edid, t))
2058 if (!mode_in_vsync_range(mode, edid, t))
2061 if ((max_clock = range_pixel_clock(edid, t)))
2062 if (mode->clock > max_clock)
2065 /* 1.4 max horizontal check */
2066 if (edid->revision >= 4 && t[10] == 0x04)
2067 if (t[13] && mode->hdisplay > 8 * (t[13] + (256 * (t[12]&0x3))))
2070 if (mode_is_rb(mode) && !drm_monitor_supports_rb(edid))
2076 static bool valid_inferred_mode(const struct drm_connector *connector,
2077 const struct drm_display_mode *mode)
2079 const struct drm_display_mode *m;
2082 list_for_each_entry(m, &connector->probed_modes, head) {
2083 if (mode->hdisplay == m->hdisplay &&
2084 mode->vdisplay == m->vdisplay &&
2085 drm_mode_vrefresh(mode) == drm_mode_vrefresh(m))
2086 return false; /* duplicated */
2087 if (mode->hdisplay <= m->hdisplay &&
2088 mode->vdisplay <= m->vdisplay)
2095 drm_dmt_modes_for_range(struct drm_connector *connector, struct edid *edid,
2096 struct detailed_timing *timing)
2099 struct drm_display_mode *newmode;
2100 struct drm_device *dev = connector->dev;
2102 for (i = 0; i < ARRAY_SIZE(drm_dmt_modes); i++) {
2103 if (mode_in_range(drm_dmt_modes + i, edid, timing) &&
2104 valid_inferred_mode(connector, drm_dmt_modes + i)) {
2105 newmode = drm_mode_duplicate(dev, &drm_dmt_modes[i]);
2107 drm_mode_probed_add(connector, newmode);
2116 /* fix up 1366x768 mode from 1368x768;
2117 * GFT/CVT can't express 1366 width which isn't dividable by 8
2119 static void fixup_mode_1366x768(struct drm_display_mode *mode)
2121 if (mode->hdisplay == 1368 && mode->vdisplay == 768) {
2122 mode->hdisplay = 1366;
2123 mode->hsync_start--;
2125 drm_mode_set_name(mode);
2130 drm_gtf_modes_for_range(struct drm_connector *connector, struct edid *edid,
2131 struct detailed_timing *timing)
2134 struct drm_display_mode *newmode;
2135 struct drm_device *dev = connector->dev;
2137 for (i = 0; i < ARRAY_SIZE(extra_modes); i++) {
2138 const struct minimode *m = &extra_modes[i];
2139 newmode = drm_gtf_mode(dev, m->w, m->h, m->r, 0, 0);
2143 fixup_mode_1366x768(newmode);
2144 if (!mode_in_range(newmode, edid, timing) ||
2145 !valid_inferred_mode(connector, newmode)) {
2146 drm_mode_destroy(dev, newmode);
2150 drm_mode_probed_add(connector, newmode);
2158 drm_cvt_modes_for_range(struct drm_connector *connector, struct edid *edid,
2159 struct detailed_timing *timing)
2162 struct drm_display_mode *newmode;
2163 struct drm_device *dev = connector->dev;
2164 bool rb = drm_monitor_supports_rb(edid);
2166 for (i = 0; i < ARRAY_SIZE(extra_modes); i++) {
2167 const struct minimode *m = &extra_modes[i];
2168 newmode = drm_cvt_mode(dev, m->w, m->h, m->r, rb, 0, 0);
2172 fixup_mode_1366x768(newmode);
2173 if (!mode_in_range(newmode, edid, timing) ||
2174 !valid_inferred_mode(connector, newmode)) {
2175 drm_mode_destroy(dev, newmode);
2179 drm_mode_probed_add(connector, newmode);
2187 do_inferred_modes(struct detailed_timing *timing, void *c)
2189 struct detailed_mode_closure *closure = c;
2190 struct detailed_non_pixel *data = &timing->data.other_data;
2191 struct detailed_data_monitor_range *range = &data->data.range;
2193 if (data->type != EDID_DETAIL_MONITOR_RANGE)
2196 closure->modes += drm_dmt_modes_for_range(closure->connector,
2200 if (!version_greater(closure->edid, 1, 1))
2201 return; /* GTF not defined yet */
2203 switch (range->flags) {
2204 case 0x02: /* secondary gtf, XXX could do more */
2205 case 0x00: /* default gtf */
2206 closure->modes += drm_gtf_modes_for_range(closure->connector,
2210 case 0x04: /* cvt, only in 1.4+ */
2211 if (!version_greater(closure->edid, 1, 3))
2214 closure->modes += drm_cvt_modes_for_range(closure->connector,
2218 case 0x01: /* just the ranges, no formula */
2225 add_inferred_modes(struct drm_connector *connector, struct edid *edid)
2227 struct detailed_mode_closure closure = {
2228 .connector = connector,
2232 if (version_greater(edid, 1, 0))
2233 drm_for_each_detailed_block((u8 *)edid, do_inferred_modes,
2236 return closure.modes;
2240 drm_est3_modes(struct drm_connector *connector, struct detailed_timing *timing)
2242 int i, j, m, modes = 0;
2243 struct drm_display_mode *mode;
2244 u8 *est = ((u8 *)timing) + 6;
2246 for (i = 0; i < 6; i++) {
2247 for (j = 7; j >= 0; j--) {
2248 m = (i * 8) + (7 - j);
2249 if (m >= ARRAY_SIZE(est3_modes))
2251 if (est[i] & (1 << j)) {
2252 mode = drm_mode_find_dmt(connector->dev,
2258 drm_mode_probed_add(connector, mode);
2269 do_established_modes(struct detailed_timing *timing, void *c)
2271 struct detailed_mode_closure *closure = c;
2272 struct detailed_non_pixel *data = &timing->data.other_data;
2274 if (data->type == EDID_DETAIL_EST_TIMINGS)
2275 closure->modes += drm_est3_modes(closure->connector, timing);
2279 * add_established_modes - get est. modes from EDID and add them
2280 * @connector: connector to add mode(s) to
2281 * @edid: EDID block to scan
2283 * Each EDID block contains a bitmap of the supported "established modes" list
2284 * (defined above). Tease them out and add them to the global modes list.
2287 add_established_modes(struct drm_connector *connector, struct edid *edid)
2289 struct drm_device *dev = connector->dev;
2290 unsigned long est_bits = edid->established_timings.t1 |
2291 (edid->established_timings.t2 << 8) |
2292 ((edid->established_timings.mfg_rsvd & 0x80) << 9);
2294 struct detailed_mode_closure closure = {
2295 .connector = connector,
2299 for (i = 0; i <= EDID_EST_TIMINGS; i++) {
2300 if (est_bits & (1<<i)) {
2301 struct drm_display_mode *newmode;
2302 newmode = drm_mode_duplicate(dev, &edid_est_modes[i]);
2304 drm_mode_probed_add(connector, newmode);
2310 if (version_greater(edid, 1, 0))
2311 drm_for_each_detailed_block((u8 *)edid,
2312 do_established_modes, &closure);
2314 return modes + closure.modes;
2318 do_standard_modes(struct detailed_timing *timing, void *c)
2320 struct detailed_mode_closure *closure = c;
2321 struct detailed_non_pixel *data = &timing->data.other_data;
2322 struct drm_connector *connector = closure->connector;
2323 struct edid *edid = closure->edid;
2325 if (data->type == EDID_DETAIL_STD_MODES) {
2327 for (i = 0; i < 6; i++) {
2328 struct std_timing *std;
2329 struct drm_display_mode *newmode;
2331 std = &data->data.timings[i];
2332 newmode = drm_mode_std(connector, edid, std);
2334 drm_mode_probed_add(connector, newmode);
2342 * add_standard_modes - get std. modes from EDID and add them
2343 * @connector: connector to add mode(s) to
2344 * @edid: EDID block to scan
2346 * Standard modes can be calculated using the appropriate standard (DMT,
2347 * GTF or CVT. Grab them from @edid and add them to the list.
2350 add_standard_modes(struct drm_connector *connector, struct edid *edid)
2353 struct detailed_mode_closure closure = {
2354 .connector = connector,
2358 for (i = 0; i < EDID_STD_TIMINGS; i++) {
2359 struct drm_display_mode *newmode;
2361 newmode = drm_mode_std(connector, edid,
2362 &edid->standard_timings[i]);
2364 drm_mode_probed_add(connector, newmode);
2369 if (version_greater(edid, 1, 0))
2370 drm_for_each_detailed_block((u8 *)edid, do_standard_modes,
2373 /* XXX should also look for standard codes in VTB blocks */
2375 return modes + closure.modes;
2378 static int drm_cvt_modes(struct drm_connector *connector,
2379 struct detailed_timing *timing)
2381 int i, j, modes = 0;
2382 struct drm_display_mode *newmode;
2383 struct drm_device *dev = connector->dev;
2384 struct cvt_timing *cvt;
2385 const int rates[] = { 60, 85, 75, 60, 50 };
2386 const u8 empty[3] = { 0, 0, 0 };
2388 for (i = 0; i < 4; i++) {
2389 int uninitialized_var(width), height;
2390 cvt = &(timing->data.other_data.data.cvt[i]);
2392 if (!memcmp(cvt->code, empty, 3))
2395 height = (cvt->code[0] + ((cvt->code[1] & 0xf0) << 4) + 1) * 2;
2396 switch (cvt->code[1] & 0x0c) {
2398 width = height * 4 / 3;
2401 width = height * 16 / 9;
2404 width = height * 16 / 10;
2407 width = height * 15 / 9;
2411 for (j = 1; j < 5; j++) {
2412 if (cvt->code[2] & (1 << j)) {
2413 newmode = drm_cvt_mode(dev, width, height,
2417 drm_mode_probed_add(connector, newmode);
2428 do_cvt_mode(struct detailed_timing *timing, void *c)
2430 struct detailed_mode_closure *closure = c;
2431 struct detailed_non_pixel *data = &timing->data.other_data;
2433 if (data->type == EDID_DETAIL_CVT_3BYTE)
2434 closure->modes += drm_cvt_modes(closure->connector, timing);
2438 add_cvt_modes(struct drm_connector *connector, struct edid *edid)
2440 struct detailed_mode_closure closure = {
2441 .connector = connector,
2445 if (version_greater(edid, 1, 2))
2446 drm_for_each_detailed_block((u8 *)edid, do_cvt_mode, &closure);
2448 /* XXX should also look for CVT codes in VTB blocks */
2450 return closure.modes;
2453 static void fixup_detailed_cea_mode_clock(struct drm_display_mode *mode);
2456 do_detailed_mode(struct detailed_timing *timing, void *c)
2458 struct detailed_mode_closure *closure = c;
2459 struct drm_display_mode *newmode;
2461 if (timing->pixel_clock) {
2462 newmode = drm_mode_detailed(closure->connector->dev,
2463 closure->edid, timing,
2468 if (closure->preferred)
2469 newmode->type |= DRM_MODE_TYPE_PREFERRED;
2472 * Detailed modes are limited to 10kHz pixel clock resolution,
2473 * so fix up anything that looks like CEA/HDMI mode, but the clock
2474 * is just slightly off.
2476 fixup_detailed_cea_mode_clock(newmode);
2478 drm_mode_probed_add(closure->connector, newmode);
2480 closure->preferred = 0;
2485 * add_detailed_modes - Add modes from detailed timings
2486 * @connector: attached connector
2487 * @edid: EDID block to scan
2488 * @quirks: quirks to apply
2491 add_detailed_modes(struct drm_connector *connector, struct edid *edid,
2494 struct detailed_mode_closure closure = {
2495 .connector = connector,
2501 if (closure.preferred && !version_greater(edid, 1, 3))
2503 (edid->features & DRM_EDID_FEATURE_PREFERRED_TIMING);
2505 drm_for_each_detailed_block((u8 *)edid, do_detailed_mode, &closure);
2507 return closure.modes;
2510 #define AUDIO_BLOCK 0x01
2511 #define VIDEO_BLOCK 0x02
2512 #define VENDOR_BLOCK 0x03
2513 #define SPEAKER_BLOCK 0x04
2514 #define VIDEO_CAPABILITY_BLOCK 0x07
2515 #define EDID_BASIC_AUDIO (1 << 6)
2516 #define EDID_CEA_YCRCB444 (1 << 5)
2517 #define EDID_CEA_YCRCB422 (1 << 4)
2518 #define EDID_CEA_VCDB_QS (1 << 6)
2521 * Search EDID for CEA extension block.
2523 static u8 *drm_find_edid_extension(struct edid *edid, int ext_id)
2525 u8 *edid_ext = NULL;
2528 /* No EDID or EDID extensions */
2529 if (edid == NULL || edid->extensions == 0)
2532 /* Find CEA extension */
2533 for (i = 0; i < edid->extensions; i++) {
2534 edid_ext = (u8 *)edid + EDID_LENGTH * (i + 1);
2535 if (edid_ext[0] == ext_id)
2539 if (i == edid->extensions)
2545 static u8 *drm_find_cea_extension(struct edid *edid)
2547 return drm_find_edid_extension(edid, CEA_EXT);
2550 static u8 *drm_find_displayid_extension(struct edid *edid)
2552 return drm_find_edid_extension(edid, DISPLAYID_EXT);
2556 * Calculate the alternate clock for the CEA mode
2557 * (60Hz vs. 59.94Hz etc.)
2560 cea_mode_alternate_clock(const struct drm_display_mode *cea_mode)
2562 unsigned int clock = cea_mode->clock;
2564 if (cea_mode->vrefresh % 6 != 0)
2568 * edid_cea_modes contains the 59.94Hz
2569 * variant for 240 and 480 line modes,
2570 * and the 60Hz variant otherwise.
2572 if (cea_mode->vdisplay == 240 || cea_mode->vdisplay == 480)
2573 clock = DIV_ROUND_CLOSEST(clock * 1001, 1000);
2575 clock = DIV_ROUND_CLOSEST(clock * 1000, 1001);
2580 static u8 drm_match_cea_mode_clock_tolerance(const struct drm_display_mode *to_match,
2581 unsigned int clock_tolerance)
2585 if (!to_match->clock)
2588 for (vic = 1; vic < ARRAY_SIZE(edid_cea_modes); vic++) {
2589 const struct drm_display_mode *cea_mode = &edid_cea_modes[vic];
2590 unsigned int clock1, clock2;
2592 /* Check both 60Hz and 59.94Hz */
2593 clock1 = cea_mode->clock;
2594 clock2 = cea_mode_alternate_clock(cea_mode);
2596 if (abs(to_match->clock - clock1) > clock_tolerance &&
2597 abs(to_match->clock - clock2) > clock_tolerance)
2600 if (drm_mode_equal_no_clocks(to_match, cea_mode))
2608 * drm_match_cea_mode - look for a CEA mode matching given mode
2609 * @to_match: display mode
2611 * Return: The CEA Video ID (VIC) of the mode or 0 if it isn't a CEA-861
2614 u8 drm_match_cea_mode(const struct drm_display_mode *to_match)
2618 if (!to_match->clock)
2621 for (vic = 1; vic < ARRAY_SIZE(edid_cea_modes); vic++) {
2622 const struct drm_display_mode *cea_mode = &edid_cea_modes[vic];
2623 unsigned int clock1, clock2;
2625 /* Check both 60Hz and 59.94Hz */
2626 clock1 = cea_mode->clock;
2627 clock2 = cea_mode_alternate_clock(cea_mode);
2629 if ((KHZ2PICOS(to_match->clock) == KHZ2PICOS(clock1) ||
2630 KHZ2PICOS(to_match->clock) == KHZ2PICOS(clock2)) &&
2631 drm_mode_equal_no_clocks_no_stereo(to_match, cea_mode))
2636 EXPORT_SYMBOL(drm_match_cea_mode);
2638 static bool drm_valid_cea_vic(u8 vic)
2640 return vic > 0 && vic < ARRAY_SIZE(edid_cea_modes);
2644 * drm_get_cea_aspect_ratio - get the picture aspect ratio corresponding to
2645 * the input VIC from the CEA mode list
2646 * @video_code: ID given to each of the CEA modes
2648 * Returns picture aspect ratio
2650 enum hdmi_picture_aspect drm_get_cea_aspect_ratio(const u8 video_code)
2652 return edid_cea_modes[video_code].picture_aspect_ratio;
2654 EXPORT_SYMBOL(drm_get_cea_aspect_ratio);
2657 * Calculate the alternate clock for HDMI modes (those from the HDMI vendor
2660 * It's almost like cea_mode_alternate_clock(), we just need to add an
2661 * exception for the VIC 4 mode (4096x2160@24Hz): no alternate clock for this
2665 hdmi_mode_alternate_clock(const struct drm_display_mode *hdmi_mode)
2667 if (hdmi_mode->vdisplay == 4096 && hdmi_mode->hdisplay == 2160)
2668 return hdmi_mode->clock;
2670 return cea_mode_alternate_clock(hdmi_mode);
2673 static u8 drm_match_hdmi_mode_clock_tolerance(const struct drm_display_mode *to_match,
2674 unsigned int clock_tolerance)
2678 if (!to_match->clock)
2681 for (vic = 1; vic < ARRAY_SIZE(edid_4k_modes); vic++) {
2682 const struct drm_display_mode *hdmi_mode = &edid_4k_modes[vic];
2683 unsigned int clock1, clock2;
2685 /* Make sure to also match alternate clocks */
2686 clock1 = hdmi_mode->clock;
2687 clock2 = hdmi_mode_alternate_clock(hdmi_mode);
2689 if (abs(to_match->clock - clock1) > clock_tolerance &&
2690 abs(to_match->clock - clock2) > clock_tolerance)
2693 if (drm_mode_equal_no_clocks(to_match, hdmi_mode))
2701 * drm_match_hdmi_mode - look for a HDMI mode matching given mode
2702 * @to_match: display mode
2704 * An HDMI mode is one defined in the HDMI vendor specific block.
2706 * Returns the HDMI Video ID (VIC) of the mode or 0 if it isn't one.
2708 static u8 drm_match_hdmi_mode(const struct drm_display_mode *to_match)
2712 if (!to_match->clock)
2715 for (vic = 1; vic < ARRAY_SIZE(edid_4k_modes); vic++) {
2716 const struct drm_display_mode *hdmi_mode = &edid_4k_modes[vic];
2717 unsigned int clock1, clock2;
2719 /* Make sure to also match alternate clocks */
2720 clock1 = hdmi_mode->clock;
2721 clock2 = hdmi_mode_alternate_clock(hdmi_mode);
2723 if ((KHZ2PICOS(to_match->clock) == KHZ2PICOS(clock1) ||
2724 KHZ2PICOS(to_match->clock) == KHZ2PICOS(clock2)) &&
2725 drm_mode_equal_no_clocks_no_stereo(to_match, hdmi_mode))
2731 static bool drm_valid_hdmi_vic(u8 vic)
2733 return vic > 0 && vic < ARRAY_SIZE(edid_4k_modes);
2737 add_alternate_cea_modes(struct drm_connector *connector, struct edid *edid)
2739 struct drm_device *dev = connector->dev;
2740 struct drm_display_mode *mode, *tmp;
2744 /* Don't add CEA modes if the CEA extension block is missing */
2745 if (!drm_find_cea_extension(edid))
2749 * Go through all probed modes and create a new mode
2750 * with the alternate clock for certain CEA modes.
2752 list_for_each_entry(mode, &connector->probed_modes, head) {
2753 const struct drm_display_mode *cea_mode = NULL;
2754 struct drm_display_mode *newmode;
2755 u8 vic = drm_match_cea_mode(mode);
2756 unsigned int clock1, clock2;
2758 if (drm_valid_cea_vic(vic)) {
2759 cea_mode = &edid_cea_modes[vic];
2760 clock2 = cea_mode_alternate_clock(cea_mode);
2762 vic = drm_match_hdmi_mode(mode);
2763 if (drm_valid_hdmi_vic(vic)) {
2764 cea_mode = &edid_4k_modes[vic];
2765 clock2 = hdmi_mode_alternate_clock(cea_mode);
2772 clock1 = cea_mode->clock;
2774 if (clock1 == clock2)
2777 if (mode->clock != clock1 && mode->clock != clock2)
2780 newmode = drm_mode_duplicate(dev, cea_mode);
2784 /* Carry over the stereo flags */
2785 newmode->flags |= mode->flags & DRM_MODE_FLAG_3D_MASK;
2788 * The current mode could be either variant. Make
2789 * sure to pick the "other" clock for the new mode.
2791 if (mode->clock != clock1)
2792 newmode->clock = clock1;
2794 newmode->clock = clock2;
2796 list_add_tail(&newmode->head, &list);
2799 list_for_each_entry_safe(mode, tmp, &list, head) {
2800 list_del(&mode->head);
2801 drm_mode_probed_add(connector, mode);
2808 static struct drm_display_mode *
2809 drm_display_mode_from_vic_index(struct drm_connector *connector,
2810 const u8 *video_db, u8 video_len,
2813 struct drm_device *dev = connector->dev;
2814 struct drm_display_mode *newmode;
2817 if (video_db == NULL || video_index >= video_len)
2820 /* CEA modes are numbered 1..127 */
2821 vic = (video_db[video_index] & 127);
2822 if (!drm_valid_cea_vic(vic))
2825 newmode = drm_mode_duplicate(dev, &edid_cea_modes[vic]);
2829 newmode->vrefresh = 0;
2835 do_cea_modes(struct drm_connector *connector, const u8 *db, u8 len)
2839 for (i = 0; i < len; i++) {
2840 struct drm_display_mode *mode;
2841 mode = drm_display_mode_from_vic_index(connector, db, len, i);
2843 drm_mode_probed_add(connector, mode);
2851 struct stereo_mandatory_mode {
2852 int width, height, vrefresh;
2856 static const struct stereo_mandatory_mode stereo_mandatory_modes[] = {
2857 { 1920, 1080, 24, DRM_MODE_FLAG_3D_TOP_AND_BOTTOM },
2858 { 1920, 1080, 24, DRM_MODE_FLAG_3D_FRAME_PACKING },
2860 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF },
2862 DRM_MODE_FLAG_INTERLACE | DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF },
2863 { 1280, 720, 50, DRM_MODE_FLAG_3D_TOP_AND_BOTTOM },
2864 { 1280, 720, 50, DRM_MODE_FLAG_3D_FRAME_PACKING },
2865 { 1280, 720, 60, DRM_MODE_FLAG_3D_TOP_AND_BOTTOM },
2866 { 1280, 720, 60, DRM_MODE_FLAG_3D_FRAME_PACKING }
2870 stereo_match_mandatory(const struct drm_display_mode *mode,
2871 const struct stereo_mandatory_mode *stereo_mode)
2873 unsigned int interlaced = mode->flags & DRM_MODE_FLAG_INTERLACE;
2875 return mode->hdisplay == stereo_mode->width &&
2876 mode->vdisplay == stereo_mode->height &&
2877 interlaced == (stereo_mode->flags & DRM_MODE_FLAG_INTERLACE) &&
2878 drm_mode_vrefresh(mode) == stereo_mode->vrefresh;
2881 static int add_hdmi_mandatory_stereo_modes(struct drm_connector *connector)
2883 struct drm_device *dev = connector->dev;
2884 const struct drm_display_mode *mode;
2885 struct list_head stereo_modes;
2888 INIT_LIST_HEAD(&stereo_modes);
2890 list_for_each_entry(mode, &connector->probed_modes, head) {
2891 for (i = 0; i < ARRAY_SIZE(stereo_mandatory_modes); i++) {
2892 const struct stereo_mandatory_mode *mandatory;
2893 struct drm_display_mode *new_mode;
2895 if (!stereo_match_mandatory(mode,
2896 &stereo_mandatory_modes[i]))
2899 mandatory = &stereo_mandatory_modes[i];
2900 new_mode = drm_mode_duplicate(dev, mode);
2904 new_mode->flags |= mandatory->flags;
2905 list_add_tail(&new_mode->head, &stereo_modes);
2910 list_splice_tail(&stereo_modes, &connector->probed_modes);
2915 static int add_hdmi_mode(struct drm_connector *connector, u8 vic)
2917 struct drm_device *dev = connector->dev;
2918 struct drm_display_mode *newmode;
2920 if (!drm_valid_hdmi_vic(vic)) {
2921 DRM_ERROR("Unknown HDMI VIC: %d\n", vic);
2925 newmode = drm_mode_duplicate(dev, &edid_4k_modes[vic]);
2929 drm_mode_probed_add(connector, newmode);
2934 static int add_3d_struct_modes(struct drm_connector *connector, u16 structure,
2935 const u8 *video_db, u8 video_len, u8 video_index)
2937 struct drm_display_mode *newmode;
2940 if (structure & (1 << 0)) {
2941 newmode = drm_display_mode_from_vic_index(connector, video_db,
2945 newmode->flags |= DRM_MODE_FLAG_3D_FRAME_PACKING;
2946 drm_mode_probed_add(connector, newmode);
2950 if (structure & (1 << 6)) {
2951 newmode = drm_display_mode_from_vic_index(connector, video_db,
2955 newmode->flags |= DRM_MODE_FLAG_3D_TOP_AND_BOTTOM;
2956 drm_mode_probed_add(connector, newmode);
2960 if (structure & (1 << 8)) {
2961 newmode = drm_display_mode_from_vic_index(connector, video_db,
2965 newmode->flags |= DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF;
2966 drm_mode_probed_add(connector, newmode);
2975 * do_hdmi_vsdb_modes - Parse the HDMI Vendor Specific data block
2976 * @connector: connector corresponding to the HDMI sink
2977 * @db: start of the CEA vendor specific block
2978 * @len: length of the CEA block payload, ie. one can access up to db[len]
2980 * Parses the HDMI VSDB looking for modes to add to @connector. This function
2981 * also adds the stereo 3d modes when applicable.
2984 do_hdmi_vsdb_modes(struct drm_connector *connector, const u8 *db, u8 len,
2985 const u8 *video_db, u8 video_len)
2987 int modes = 0, offset = 0, i, multi_present = 0, multi_len;
2988 u8 vic_len, hdmi_3d_len = 0;
2995 /* no HDMI_Video_Present */
2996 if (!(db[8] & (1 << 5)))
2999 /* Latency_Fields_Present */
3000 if (db[8] & (1 << 7))
3003 /* I_Latency_Fields_Present */
3004 if (db[8] & (1 << 6))
3007 /* the declared length is not long enough for the 2 first bytes
3008 * of additional video format capabilities */
3009 if (len < (8 + offset + 2))
3014 if (db[8 + offset] & (1 << 7)) {
3015 modes += add_hdmi_mandatory_stereo_modes(connector);
3017 /* 3D_Multi_present */
3018 multi_present = (db[8 + offset] & 0x60) >> 5;
3022 vic_len = db[8 + offset] >> 5;
3023 hdmi_3d_len = db[8 + offset] & 0x1f;
3025 for (i = 0; i < vic_len && len >= (9 + offset + i); i++) {
3028 vic = db[9 + offset + i];
3029 modes += add_hdmi_mode(connector, vic);
3031 offset += 1 + vic_len;
3033 if (multi_present == 1)
3035 else if (multi_present == 2)
3040 if (len < (8 + offset + hdmi_3d_len - 1))
3043 if (hdmi_3d_len < multi_len)
3046 if (multi_present == 1 || multi_present == 2) {
3047 /* 3D_Structure_ALL */
3048 structure_all = (db[8 + offset] << 8) | db[9 + offset];
3050 /* check if 3D_MASK is present */
3051 if (multi_present == 2)
3052 mask = (db[10 + offset] << 8) | db[11 + offset];
3056 for (i = 0; i < 16; i++) {
3057 if (mask & (1 << i))
3058 modes += add_3d_struct_modes(connector,
3065 offset += multi_len;
3067 for (i = 0; i < (hdmi_3d_len - multi_len); i++) {
3069 struct drm_display_mode *newmode = NULL;
3070 unsigned int newflag = 0;
3071 bool detail_present;
3073 detail_present = ((db[8 + offset + i] & 0x0f) > 7);
3075 if (detail_present && (i + 1 == hdmi_3d_len - multi_len))
3078 /* 2D_VIC_order_X */
3079 vic_index = db[8 + offset + i] >> 4;
3081 /* 3D_Structure_X */
3082 switch (db[8 + offset + i] & 0x0f) {
3084 newflag = DRM_MODE_FLAG_3D_FRAME_PACKING;
3087 newflag = DRM_MODE_FLAG_3D_TOP_AND_BOTTOM;
3091 if ((db[9 + offset + i] >> 4) == 1)
3092 newflag = DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF;
3097 newmode = drm_display_mode_from_vic_index(connector,
3103 newmode->flags |= newflag;
3104 drm_mode_probed_add(connector, newmode);
3118 cea_db_payload_len(const u8 *db)
3120 return db[0] & 0x1f;
3124 cea_db_tag(const u8 *db)
3130 cea_revision(const u8 *cea)
3136 cea_db_offsets(const u8 *cea, int *start, int *end)
3138 /* Data block offset in CEA extension block */
3143 if (*end < 4 || *end > 127)
3148 static bool cea_db_is_hdmi_vsdb(const u8 *db)
3152 if (cea_db_tag(db) != VENDOR_BLOCK)
3155 if (cea_db_payload_len(db) < 5)
3158 hdmi_id = db[1] | (db[2] << 8) | (db[3] << 16);
3160 return hdmi_id == HDMI_IEEE_OUI;
3163 #define for_each_cea_db(cea, i, start, end) \
3164 for ((i) = (start); (i) < (end) && (i) + cea_db_payload_len(&(cea)[(i)]) < (end); (i) += cea_db_payload_len(&(cea)[(i)]) + 1)
3167 add_cea_modes(struct drm_connector *connector, struct edid *edid)
3169 const u8 *cea = drm_find_cea_extension(edid);
3170 const u8 *db, *hdmi = NULL, *video = NULL;
3171 u8 dbl, hdmi_len, video_len = 0;
3174 if (cea && cea_revision(cea) >= 3) {
3177 if (cea_db_offsets(cea, &start, &end))
3180 for_each_cea_db(cea, i, start, end) {
3182 dbl = cea_db_payload_len(db);
3184 if (cea_db_tag(db) == VIDEO_BLOCK) {
3187 modes += do_cea_modes(connector, video, dbl);
3189 else if (cea_db_is_hdmi_vsdb(db)) {
3197 * We parse the HDMI VSDB after having added the cea modes as we will
3198 * be patching their flags when the sink supports stereo 3D.
3201 modes += do_hdmi_vsdb_modes(connector, hdmi, hdmi_len, video,
3207 static void fixup_detailed_cea_mode_clock(struct drm_display_mode *mode)
3209 const struct drm_display_mode *cea_mode;
3210 int clock1, clock2, clock;
3215 * allow 5kHz clock difference either way to account for
3216 * the 10kHz clock resolution limit of detailed timings.
3218 vic = drm_match_cea_mode_clock_tolerance(mode, 5);
3219 if (drm_valid_cea_vic(vic)) {
3221 cea_mode = &edid_cea_modes[vic];
3222 clock1 = cea_mode->clock;
3223 clock2 = cea_mode_alternate_clock(cea_mode);
3225 vic = drm_match_hdmi_mode_clock_tolerance(mode, 5);
3226 if (drm_valid_hdmi_vic(vic)) {
3228 cea_mode = &edid_4k_modes[vic];
3229 clock1 = cea_mode->clock;
3230 clock2 = hdmi_mode_alternate_clock(cea_mode);
3236 /* pick whichever is closest */
3237 if (abs(mode->clock - clock1) < abs(mode->clock - clock2))
3242 if (mode->clock == clock)
3245 DRM_DEBUG("detailed mode matches %s VIC %d, adjusting clock %d -> %d\n",
3246 type, vic, mode->clock, clock);
3247 mode->clock = clock;
3251 parse_hdmi_vsdb(struct drm_connector *connector, const u8 *db)
3253 u8 len = cea_db_payload_len(db);
3256 connector->eld[5] |= (db[6] >> 7) << 1; /* Supports_AI */
3257 connector->dvi_dual = db[6] & 1;
3260 connector->max_tmds_clock = db[7] * 5;
3262 connector->latency_present[0] = db[8] >> 7;
3263 connector->latency_present[1] = (db[8] >> 6) & 1;
3266 connector->video_latency[0] = db[9];
3268 connector->audio_latency[0] = db[10];
3270 connector->video_latency[1] = db[11];
3272 connector->audio_latency[1] = db[12];
3274 DRM_DEBUG_KMS("HDMI: DVI dual %d, "
3275 "max TMDS clock %d, "
3276 "latency present %d %d, "
3277 "video latency %d %d, "
3278 "audio latency %d %d\n",
3279 connector->dvi_dual,
3280 connector->max_tmds_clock,
3281 (int) connector->latency_present[0],
3282 (int) connector->latency_present[1],
3283 connector->video_latency[0],
3284 connector->video_latency[1],
3285 connector->audio_latency[0],
3286 connector->audio_latency[1]);
3290 monitor_name(struct detailed_timing *t, void *data)
3292 if (t->data.other_data.type == EDID_DETAIL_MONITOR_NAME)
3293 *(u8 **)data = t->data.other_data.data.str.str;
3296 static int get_monitor_name(struct edid *edid, char name[13])
3298 char *edid_name = NULL;
3304 drm_for_each_detailed_block((u8 *)edid, monitor_name, &edid_name);
3305 for (mnl = 0; edid_name && mnl < 13; mnl++) {
3306 if (edid_name[mnl] == 0x0a)
3309 name[mnl] = edid_name[mnl];
3316 * drm_edid_get_monitor_name - fetch the monitor name from the edid
3317 * @edid: monitor EDID information
3318 * @name: pointer to a character array to hold the name of the monitor
3319 * @bufsize: The size of the name buffer (should be at least 14 chars.)
3322 void drm_edid_get_monitor_name(struct edid *edid, char *name, int bufsize)
3330 name_length = min(get_monitor_name(edid, buf), bufsize - 1);
3331 memcpy(name, buf, name_length);
3332 name[name_length] = '\0';
3334 EXPORT_SYMBOL(drm_edid_get_monitor_name);
3337 * drm_edid_to_eld - build ELD from EDID
3338 * @connector: connector corresponding to the HDMI/DP sink
3339 * @edid: EDID to parse
3341 * Fill the ELD (EDID-Like Data) buffer for passing to the audio driver. The
3342 * Conn_Type, HDCP and Port_ID ELD fields are left for the graphics driver to
3345 void drm_edid_to_eld(struct drm_connector *connector, struct edid *edid)
3347 uint8_t *eld = connector->eld;
3350 int total_sad_count = 0;
3354 memset(eld, 0, sizeof(connector->eld));
3356 cea = drm_find_cea_extension(edid);
3358 DRM_DEBUG_KMS("ELD: no CEA Extension found\n");
3362 mnl = get_monitor_name(edid, eld + 20);
3364 eld[4] = (cea[1] << 5) | mnl;
3365 DRM_DEBUG_KMS("ELD monitor %s\n", eld + 20);
3367 eld[0] = 2 << 3; /* ELD version: 2 */
3369 eld[16] = edid->mfg_id[0];
3370 eld[17] = edid->mfg_id[1];
3371 eld[18] = edid->prod_code[0];
3372 eld[19] = edid->prod_code[1];
3374 if (cea_revision(cea) >= 3) {
3377 if (cea_db_offsets(cea, &start, &end)) {
3382 for_each_cea_db(cea, i, start, end) {
3384 dbl = cea_db_payload_len(db);
3386 switch (cea_db_tag(db)) {
3390 /* Audio Data Block, contains SADs */
3391 sad_count = min(dbl / 3, 15 - total_sad_count);
3393 memcpy(eld + 20 + mnl + total_sad_count * 3,
3394 &db[1], sad_count * 3);
3395 total_sad_count += sad_count;
3398 /* Speaker Allocation Data Block */
3403 /* HDMI Vendor-Specific Data Block */
3404 if (cea_db_is_hdmi_vsdb(db))
3405 parse_hdmi_vsdb(connector, db);
3412 eld[5] |= total_sad_count << 4;
3414 eld[DRM_ELD_BASELINE_ELD_LEN] =
3415 DIV_ROUND_UP(drm_eld_calc_baseline_block_size(eld), 4);
3417 DRM_DEBUG_KMS("ELD size %d, SAD count %d\n",
3418 drm_eld_size(eld), total_sad_count);
3420 EXPORT_SYMBOL(drm_edid_to_eld);
3423 * drm_edid_to_sad - extracts SADs from EDID
3424 * @edid: EDID to parse
3425 * @sads: pointer that will be set to the extracted SADs
3427 * Looks for CEA EDID block and extracts SADs (Short Audio Descriptors) from it.
3429 * Note: The returned pointer needs to be freed using kfree().
3431 * Return: The number of found SADs or negative number on error.
3433 int drm_edid_to_sad(struct edid *edid, struct cea_sad **sads)
3436 int i, start, end, dbl;
3439 cea = drm_find_cea_extension(edid);
3441 DRM_DEBUG_KMS("SAD: no CEA Extension found\n");
3445 if (cea_revision(cea) < 3) {
3446 DRM_DEBUG_KMS("SAD: wrong CEA revision\n");
3450 if (cea_db_offsets(cea, &start, &end)) {
3451 DRM_DEBUG_KMS("SAD: invalid data block offsets\n");
3455 for_each_cea_db(cea, i, start, end) {
3458 if (cea_db_tag(db) == AUDIO_BLOCK) {
3460 dbl = cea_db_payload_len(db);
3462 count = dbl / 3; /* SAD is 3B */
3463 *sads = kcalloc(count, sizeof(**sads), GFP_KERNEL);
3466 for (j = 0; j < count; j++) {
3467 u8 *sad = &db[1 + j * 3];
3469 (*sads)[j].format = (sad[0] & 0x78) >> 3;
3470 (*sads)[j].channels = sad[0] & 0x7;
3471 (*sads)[j].freq = sad[1] & 0x7F;
3472 (*sads)[j].byte2 = sad[2];
3480 EXPORT_SYMBOL(drm_edid_to_sad);
3483 * drm_edid_to_speaker_allocation - extracts Speaker Allocation Data Blocks from EDID
3484 * @edid: EDID to parse
3485 * @sadb: pointer to the speaker block
3487 * Looks for CEA EDID block and extracts the Speaker Allocation Data Block from it.
3489 * Note: The returned pointer needs to be freed using kfree().
3491 * Return: The number of found Speaker Allocation Blocks or negative number on
3494 int drm_edid_to_speaker_allocation(struct edid *edid, u8 **sadb)
3497 int i, start, end, dbl;
3500 cea = drm_find_cea_extension(edid);
3502 DRM_DEBUG_KMS("SAD: no CEA Extension found\n");
3506 if (cea_revision(cea) < 3) {
3507 DRM_DEBUG_KMS("SAD: wrong CEA revision\n");
3511 if (cea_db_offsets(cea, &start, &end)) {
3512 DRM_DEBUG_KMS("SAD: invalid data block offsets\n");
3516 for_each_cea_db(cea, i, start, end) {
3517 const u8 *db = &cea[i];
3519 if (cea_db_tag(db) == SPEAKER_BLOCK) {
3520 dbl = cea_db_payload_len(db);
3522 /* Speaker Allocation Data Block */
3524 *sadb = kmemdup(&db[1], dbl, GFP_KERNEL);
3535 EXPORT_SYMBOL(drm_edid_to_speaker_allocation);
3538 * drm_av_sync_delay - compute the HDMI/DP sink audio-video sync delay
3539 * @connector: connector associated with the HDMI/DP sink
3540 * @mode: the display mode
3542 * Return: The HDMI/DP sink's audio-video sync delay in milliseconds or 0 if
3543 * the sink doesn't support audio or video.
3545 int drm_av_sync_delay(struct drm_connector *connector,
3546 const struct drm_display_mode *mode)
3548 int i = !!(mode->flags & DRM_MODE_FLAG_INTERLACE);
3551 if (!connector->latency_present[0])
3553 if (!connector->latency_present[1])
3556 a = connector->audio_latency[i];
3557 v = connector->video_latency[i];
3560 * HDMI/DP sink doesn't support audio or video?
3562 if (a == 255 || v == 255)
3566 * Convert raw EDID values to millisecond.
3567 * Treat unknown latency as 0ms.
3570 a = min(2 * (a - 1), 500);
3572 v = min(2 * (v - 1), 500);
3574 return max(v - a, 0);
3576 EXPORT_SYMBOL(drm_av_sync_delay);
3579 * drm_select_eld - select one ELD from multiple HDMI/DP sinks
3580 * @encoder: the encoder just changed display mode
3582 * It's possible for one encoder to be associated with multiple HDMI/DP sinks.
3583 * The policy is now hard coded to simply use the first HDMI/DP sink's ELD.
3585 * Return: The connector associated with the first HDMI/DP sink that has ELD
3588 struct drm_connector *drm_select_eld(struct drm_encoder *encoder)
3590 struct drm_connector *connector;
3591 struct drm_device *dev = encoder->dev;
3593 WARN_ON(!mutex_is_locked(&dev->mode_config.mutex));
3594 WARN_ON(!drm_modeset_is_locked(&dev->mode_config.connection_mutex));
3596 drm_for_each_connector(connector, dev)
3597 if (connector->encoder == encoder && connector->eld[0])
3602 EXPORT_SYMBOL(drm_select_eld);
3605 * drm_detect_hdmi_monitor - detect whether monitor is HDMI
3606 * @edid: monitor EDID information
3608 * Parse the CEA extension according to CEA-861-B.
3610 * Return: True if the monitor is HDMI, false if not or unknown.
3612 bool drm_detect_hdmi_monitor(struct edid *edid)
3616 int start_offset, end_offset;
3618 edid_ext = drm_find_cea_extension(edid);
3622 if (cea_db_offsets(edid_ext, &start_offset, &end_offset))
3626 * Because HDMI identifier is in Vendor Specific Block,
3627 * search it from all data blocks of CEA extension.
3629 for_each_cea_db(edid_ext, i, start_offset, end_offset) {
3630 if (cea_db_is_hdmi_vsdb(&edid_ext[i]))
3636 EXPORT_SYMBOL(drm_detect_hdmi_monitor);
3639 * drm_detect_monitor_audio - check monitor audio capability
3640 * @edid: EDID block to scan
3642 * Monitor should have CEA extension block.
3643 * If monitor has 'basic audio', but no CEA audio blocks, it's 'basic
3644 * audio' only. If there is any audio extension block and supported
3645 * audio format, assume at least 'basic audio' support, even if 'basic
3646 * audio' is not defined in EDID.
3648 * Return: True if the monitor supports audio, false otherwise.
3650 bool drm_detect_monitor_audio(struct edid *edid)
3654 bool has_audio = false;
3655 int start_offset, end_offset;
3657 edid_ext = drm_find_cea_extension(edid);
3661 has_audio = ((edid_ext[3] & EDID_BASIC_AUDIO) != 0);
3664 DRM_DEBUG_KMS("Monitor has basic audio support\n");
3668 if (cea_db_offsets(edid_ext, &start_offset, &end_offset))
3671 for_each_cea_db(edid_ext, i, start_offset, end_offset) {
3672 if (cea_db_tag(&edid_ext[i]) == AUDIO_BLOCK) {
3674 for (j = 1; j < cea_db_payload_len(&edid_ext[i]) + 1; j += 3)
3675 DRM_DEBUG_KMS("CEA audio format %d\n",
3676 (edid_ext[i + j] >> 3) & 0xf);
3683 EXPORT_SYMBOL(drm_detect_monitor_audio);
3686 * drm_rgb_quant_range_selectable - is RGB quantization range selectable?
3687 * @edid: EDID block to scan
3689 * Check whether the monitor reports the RGB quantization range selection
3690 * as supported. The AVI infoframe can then be used to inform the monitor
3691 * which quantization range (full or limited) is used.
3693 * Return: True if the RGB quantization range is selectable, false otherwise.
3695 bool drm_rgb_quant_range_selectable(struct edid *edid)
3700 edid_ext = drm_find_cea_extension(edid);
3704 if (cea_db_offsets(edid_ext, &start, &end))
3707 for_each_cea_db(edid_ext, i, start, end) {
3708 if (cea_db_tag(&edid_ext[i]) == VIDEO_CAPABILITY_BLOCK &&
3709 cea_db_payload_len(&edid_ext[i]) == 2) {
3710 DRM_DEBUG_KMS("CEA VCDB 0x%02x\n", edid_ext[i + 2]);
3711 return edid_ext[i + 2] & EDID_CEA_VCDB_QS;
3717 EXPORT_SYMBOL(drm_rgb_quant_range_selectable);
3720 * drm_assign_hdmi_deep_color_info - detect whether monitor supports
3721 * hdmi deep color modes and update drm_display_info if so.
3722 * @edid: monitor EDID information
3723 * @info: Updated with maximum supported deep color bpc and color format
3724 * if deep color supported.
3725 * @connector: DRM connector, used only for debug output
3727 * Parse the CEA extension according to CEA-861-B.
3728 * Return true if HDMI deep color supported, false if not or unknown.
3730 static bool drm_assign_hdmi_deep_color_info(struct edid *edid,
3731 struct drm_display_info *info,
3732 struct drm_connector *connector)
3734 u8 *edid_ext, *hdmi;
3736 int start_offset, end_offset;
3737 unsigned int dc_bpc = 0;
3739 edid_ext = drm_find_cea_extension(edid);
3743 if (cea_db_offsets(edid_ext, &start_offset, &end_offset))
3747 * Because HDMI identifier is in Vendor Specific Block,
3748 * search it from all data blocks of CEA extension.
3750 for_each_cea_db(edid_ext, i, start_offset, end_offset) {
3751 if (cea_db_is_hdmi_vsdb(&edid_ext[i])) {
3752 /* HDMI supports at least 8 bpc */
3755 hdmi = &edid_ext[i];
3756 if (cea_db_payload_len(hdmi) < 6)
3759 if (hdmi[6] & DRM_EDID_HDMI_DC_30) {
3761 info->edid_hdmi_dc_modes |= DRM_EDID_HDMI_DC_30;
3762 DRM_DEBUG("%s: HDMI sink does deep color 30.\n",
3766 if (hdmi[6] & DRM_EDID_HDMI_DC_36) {
3768 info->edid_hdmi_dc_modes |= DRM_EDID_HDMI_DC_36;
3769 DRM_DEBUG("%s: HDMI sink does deep color 36.\n",
3773 if (hdmi[6] & DRM_EDID_HDMI_DC_48) {
3775 info->edid_hdmi_dc_modes |= DRM_EDID_HDMI_DC_48;
3776 DRM_DEBUG("%s: HDMI sink does deep color 48.\n",
3781 DRM_DEBUG("%s: Assigning HDMI sink color depth as %d bpc.\n",
3782 connector->name, dc_bpc);
3786 * Deep color support mandates RGB444 support for all video
3787 * modes and forbids YCRCB422 support for all video modes per
3790 info->color_formats = DRM_COLOR_FORMAT_RGB444;
3792 /* YCRCB444 is optional according to spec. */
3793 if (hdmi[6] & DRM_EDID_HDMI_DC_Y444) {
3794 info->color_formats |= DRM_COLOR_FORMAT_YCRCB444;
3795 DRM_DEBUG("%s: HDMI sink does YCRCB444 in deep color.\n",
3800 * Spec says that if any deep color mode is supported at all,
3801 * then deep color 36 bit must be supported.
3803 if (!(hdmi[6] & DRM_EDID_HDMI_DC_36)) {
3804 DRM_DEBUG("%s: HDMI sink should do DC_36, but does not!\n",
3811 DRM_DEBUG("%s: No deep color support on this HDMI sink.\n",
3821 * drm_add_display_info - pull display info out if present
3823 * @info: display info (attached to connector)
3824 * @connector: connector whose edid is used to build display info
3826 * Grab any available display info and stuff it into the drm_display_info
3827 * structure that's part of the connector. Useful for tracking bpp and
3830 static void drm_add_display_info(struct edid *edid,
3831 struct drm_display_info *info,
3832 struct drm_connector *connector)
3836 info->width_mm = edid->width_cm * 10;
3837 info->height_mm = edid->height_cm * 10;
3839 /* driver figures it out in this case */
3841 info->color_formats = 0;
3843 if (edid->revision < 3)
3846 if (!(edid->input & DRM_EDID_INPUT_DIGITAL))
3849 /* Get data from CEA blocks if present */
3850 edid_ext = drm_find_cea_extension(edid);
3852 info->cea_rev = edid_ext[1];
3854 /* The existence of a CEA block should imply RGB support */
3855 info->color_formats = DRM_COLOR_FORMAT_RGB444;
3856 if (edid_ext[3] & EDID_CEA_YCRCB444)
3857 info->color_formats |= DRM_COLOR_FORMAT_YCRCB444;
3858 if (edid_ext[3] & EDID_CEA_YCRCB422)
3859 info->color_formats |= DRM_COLOR_FORMAT_YCRCB422;
3862 /* HDMI deep color modes supported? Assign to info, if so */
3863 drm_assign_hdmi_deep_color_info(edid, info, connector);
3865 /* Only defined for 1.4 with digital displays */
3866 if (edid->revision < 4)
3869 switch (edid->input & DRM_EDID_DIGITAL_DEPTH_MASK) {
3870 case DRM_EDID_DIGITAL_DEPTH_6:
3873 case DRM_EDID_DIGITAL_DEPTH_8:
3876 case DRM_EDID_DIGITAL_DEPTH_10:
3879 case DRM_EDID_DIGITAL_DEPTH_12:
3882 case DRM_EDID_DIGITAL_DEPTH_14:
3885 case DRM_EDID_DIGITAL_DEPTH_16:
3888 case DRM_EDID_DIGITAL_DEPTH_UNDEF:
3894 DRM_DEBUG("%s: Assigning EDID-1.4 digital sink color depth as %d bpc.\n",
3895 connector->name, info->bpc);
3897 info->color_formats |= DRM_COLOR_FORMAT_RGB444;
3898 if (edid->features & DRM_EDID_FEATURE_RGB_YCRCB444)
3899 info->color_formats |= DRM_COLOR_FORMAT_YCRCB444;
3900 if (edid->features & DRM_EDID_FEATURE_RGB_YCRCB422)
3901 info->color_formats |= DRM_COLOR_FORMAT_YCRCB422;
3904 static int validate_displayid(u8 *displayid, int length, int idx)
3908 struct displayid_hdr *base;
3910 base = (struct displayid_hdr *)&displayid[idx];
3912 DRM_DEBUG_KMS("base revision 0x%x, length %d, %d %d\n",
3913 base->rev, base->bytes, base->prod_id, base->ext_count);
3915 if (base->bytes + 5 > length - idx)
3917 for (i = idx; i <= base->bytes + 5; i++) {
3918 csum += displayid[i];
3921 DRM_ERROR("DisplayID checksum invalid, remainder is %d\n", csum);
3927 static struct drm_display_mode *drm_mode_displayid_detailed(struct drm_device *dev,
3928 struct displayid_detailed_timings_1 *timings)
3930 struct drm_display_mode *mode;
3931 unsigned pixel_clock = (timings->pixel_clock[0] |
3932 (timings->pixel_clock[1] << 8) |
3933 (timings->pixel_clock[2] << 16));
3934 unsigned hactive = (timings->hactive[0] | timings->hactive[1] << 8) + 1;
3935 unsigned hblank = (timings->hblank[0] | timings->hblank[1] << 8) + 1;
3936 unsigned hsync = (timings->hsync[0] | (timings->hsync[1] & 0x7f) << 8) + 1;
3937 unsigned hsync_width = (timings->hsw[0] | timings->hsw[1] << 8) + 1;
3938 unsigned vactive = (timings->vactive[0] | timings->vactive[1] << 8) + 1;
3939 unsigned vblank = (timings->vblank[0] | timings->vblank[1] << 8) + 1;
3940 unsigned vsync = (timings->vsync[0] | (timings->vsync[1] & 0x7f) << 8) + 1;
3941 unsigned vsync_width = (timings->vsw[0] | timings->vsw[1] << 8) + 1;
3942 bool hsync_positive = (timings->hsync[1] >> 7) & 0x1;
3943 bool vsync_positive = (timings->vsync[1] >> 7) & 0x1;
3944 mode = drm_mode_create(dev);
3948 mode->clock = pixel_clock * 10;
3949 mode->hdisplay = hactive;
3950 mode->hsync_start = mode->hdisplay + hsync;
3951 mode->hsync_end = mode->hsync_start + hsync_width;
3952 mode->htotal = mode->hdisplay + hblank;
3954 mode->vdisplay = vactive;
3955 mode->vsync_start = mode->vdisplay + vsync;
3956 mode->vsync_end = mode->vsync_start + vsync_width;
3957 mode->vtotal = mode->vdisplay + vblank;
3960 mode->flags |= hsync_positive ? DRM_MODE_FLAG_PHSYNC : DRM_MODE_FLAG_NHSYNC;
3961 mode->flags |= vsync_positive ? DRM_MODE_FLAG_PVSYNC : DRM_MODE_FLAG_NVSYNC;
3962 mode->type = DRM_MODE_TYPE_DRIVER;
3964 if (timings->flags & 0x80)
3965 mode->type |= DRM_MODE_TYPE_PREFERRED;
3966 mode->vrefresh = drm_mode_vrefresh(mode);
3967 drm_mode_set_name(mode);
3972 static int add_displayid_detailed_1_modes(struct drm_connector *connector,
3973 struct displayid_block *block)
3975 struct displayid_detailed_timing_block *det = (struct displayid_detailed_timing_block *)block;
3978 struct drm_display_mode *newmode;
3980 /* blocks must be multiple of 20 bytes length */
3981 if (block->num_bytes % 20)
3984 num_timings = block->num_bytes / 20;
3985 for (i = 0; i < num_timings; i++) {
3986 struct displayid_detailed_timings_1 *timings = &det->timings[i];
3988 newmode = drm_mode_displayid_detailed(connector->dev, timings);
3992 drm_mode_probed_add(connector, newmode);
3998 static int add_displayid_detailed_modes(struct drm_connector *connector,
4004 int length = EDID_LENGTH;
4005 struct displayid_block *block;
4008 displayid = drm_find_displayid_extension(edid);
4012 ret = validate_displayid(displayid, length, idx);
4016 idx += sizeof(struct displayid_hdr);
4017 while (block = (struct displayid_block *)&displayid[idx],
4018 idx + sizeof(struct displayid_block) <= length &&
4019 idx + sizeof(struct displayid_block) + block->num_bytes <= length &&
4020 block->num_bytes > 0) {
4021 idx += block->num_bytes + sizeof(struct displayid_block);
4022 switch (block->tag) {
4023 case DATA_BLOCK_TYPE_1_DETAILED_TIMING:
4024 num_modes += add_displayid_detailed_1_modes(connector, block);
4032 * drm_add_edid_modes - add modes from EDID data, if available
4033 * @connector: connector we're probing
4036 * Add the specified modes to the connector's mode list.
4038 * Return: The number of modes added or 0 if we couldn't find any.
4040 int drm_add_edid_modes(struct drm_connector *connector, struct edid *edid)
4048 if (!drm_edid_is_valid(edid)) {
4049 dev_warn(connector->dev->dev, "%s: EDID invalid.\n",
4054 quirks = edid_get_quirks(edid);
4057 * EDID spec says modes should be preferred in this order:
4058 * - preferred detailed mode
4059 * - other detailed modes from base block
4060 * - detailed modes from extension blocks
4061 * - CVT 3-byte code modes
4062 * - standard timing codes
4063 * - established timing codes
4064 * - modes inferred from GTF or CVT range information
4066 * We get this pretty much right.
4068 * XXX order for additional mode types in extension blocks?
4070 num_modes += add_detailed_modes(connector, edid, quirks);
4071 num_modes += add_cvt_modes(connector, edid);
4072 num_modes += add_standard_modes(connector, edid);
4073 num_modes += add_established_modes(connector, edid);
4074 num_modes += add_cea_modes(connector, edid);
4075 num_modes += add_alternate_cea_modes(connector, edid);
4076 num_modes += add_displayid_detailed_modes(connector, edid);
4077 if (edid->features & DRM_EDID_FEATURE_DEFAULT_GTF)
4078 num_modes += add_inferred_modes(connector, edid);
4080 if (quirks & (EDID_QUIRK_PREFER_LARGE_60 | EDID_QUIRK_PREFER_LARGE_75))
4081 edid_fixup_preferred(connector, quirks);
4083 drm_add_display_info(edid, &connector->display_info, connector);
4085 if (quirks & EDID_QUIRK_FORCE_8BPC)
4086 connector->display_info.bpc = 8;
4088 if (quirks & EDID_QUIRK_FORCE_12BPC)
4089 connector->display_info.bpc = 12;
4093 EXPORT_SYMBOL(drm_add_edid_modes);
4096 * drm_add_modes_noedid - add modes for the connectors without EDID
4097 * @connector: connector we're probing
4098 * @hdisplay: the horizontal display limit
4099 * @vdisplay: the vertical display limit
4101 * Add the specified modes to the connector's mode list. Only when the
4102 * hdisplay/vdisplay is not beyond the given limit, it will be added.
4104 * Return: The number of modes added or 0 if we couldn't find any.
4106 int drm_add_modes_noedid(struct drm_connector *connector,
4107 int hdisplay, int vdisplay)
4109 int i, count, num_modes = 0;
4110 struct drm_display_mode *mode;
4111 struct drm_device *dev = connector->dev;
4113 count = ARRAY_SIZE(drm_dmt_modes);
4119 for (i = 0; i < count; i++) {
4120 const struct drm_display_mode *ptr = &drm_dmt_modes[i];
4121 if (hdisplay && vdisplay) {
4123 * Only when two are valid, they will be used to check
4124 * whether the mode should be added to the mode list of
4127 if (ptr->hdisplay > hdisplay ||
4128 ptr->vdisplay > vdisplay)
4131 if (drm_mode_vrefresh(ptr) > 61)
4133 mode = drm_mode_duplicate(dev, ptr);
4135 drm_mode_probed_add(connector, mode);
4141 EXPORT_SYMBOL(drm_add_modes_noedid);
4144 * drm_set_preferred_mode - Sets the preferred mode of a connector
4145 * @connector: connector whose mode list should be processed
4146 * @hpref: horizontal resolution of preferred mode
4147 * @vpref: vertical resolution of preferred mode
4149 * Marks a mode as preferred if it matches the resolution specified by @hpref
4152 void drm_set_preferred_mode(struct drm_connector *connector,
4153 int hpref, int vpref)
4155 struct drm_display_mode *mode;
4157 list_for_each_entry(mode, &connector->probed_modes, head) {
4158 if (mode->hdisplay == hpref &&
4159 mode->vdisplay == vpref)
4160 mode->type |= DRM_MODE_TYPE_PREFERRED;
4163 EXPORT_SYMBOL(drm_set_preferred_mode);
4166 * drm_hdmi_avi_infoframe_from_display_mode() - fill an HDMI AVI infoframe with
4167 * data from a DRM display mode
4168 * @frame: HDMI AVI infoframe
4169 * @mode: DRM display mode
4171 * Return: 0 on success or a negative error code on failure.
4174 drm_hdmi_avi_infoframe_from_display_mode(struct hdmi_avi_infoframe *frame,
4175 const struct drm_display_mode *mode)
4179 if (!frame || !mode)
4182 err = hdmi_avi_infoframe_init(frame);
4186 if (mode->flags & DRM_MODE_FLAG_DBLCLK)
4187 frame->pixel_repeat = 1;
4189 frame->video_code = drm_match_cea_mode(mode);
4191 frame->picture_aspect = HDMI_PICTURE_ASPECT_NONE;
4194 * Populate picture aspect ratio from either
4195 * user input (if specified) or from the CEA mode list.
4197 if (mode->picture_aspect_ratio == HDMI_PICTURE_ASPECT_4_3 ||
4198 mode->picture_aspect_ratio == HDMI_PICTURE_ASPECT_16_9)
4199 frame->picture_aspect = mode->picture_aspect_ratio;
4200 else if (frame->video_code > 0)
4201 frame->picture_aspect = drm_get_cea_aspect_ratio(
4204 frame->active_aspect = HDMI_ACTIVE_ASPECT_PICTURE;
4205 frame->scan_mode = HDMI_SCAN_MODE_UNDERSCAN;
4209 EXPORT_SYMBOL(drm_hdmi_avi_infoframe_from_display_mode);
4211 static enum hdmi_3d_structure
4212 s3d_structure_from_display_mode(const struct drm_display_mode *mode)
4214 u32 layout = mode->flags & DRM_MODE_FLAG_3D_MASK;
4217 case DRM_MODE_FLAG_3D_FRAME_PACKING:
4218 return HDMI_3D_STRUCTURE_FRAME_PACKING;
4219 case DRM_MODE_FLAG_3D_FIELD_ALTERNATIVE:
4220 return HDMI_3D_STRUCTURE_FIELD_ALTERNATIVE;
4221 case DRM_MODE_FLAG_3D_LINE_ALTERNATIVE:
4222 return HDMI_3D_STRUCTURE_LINE_ALTERNATIVE;
4223 case DRM_MODE_FLAG_3D_SIDE_BY_SIDE_FULL:
4224 return HDMI_3D_STRUCTURE_SIDE_BY_SIDE_FULL;
4225 case DRM_MODE_FLAG_3D_L_DEPTH:
4226 return HDMI_3D_STRUCTURE_L_DEPTH;
4227 case DRM_MODE_FLAG_3D_L_DEPTH_GFX_GFX_DEPTH:
4228 return HDMI_3D_STRUCTURE_L_DEPTH_GFX_GFX_DEPTH;
4229 case DRM_MODE_FLAG_3D_TOP_AND_BOTTOM:
4230 return HDMI_3D_STRUCTURE_TOP_AND_BOTTOM;
4231 case DRM_MODE_FLAG_3D_SIDE_BY_SIDE_HALF:
4232 return HDMI_3D_STRUCTURE_SIDE_BY_SIDE_HALF;
4234 return HDMI_3D_STRUCTURE_INVALID;
4239 * drm_hdmi_vendor_infoframe_from_display_mode() - fill an HDMI infoframe with
4240 * data from a DRM display mode
4241 * @frame: HDMI vendor infoframe
4242 * @mode: DRM display mode
4244 * Note that there's is a need to send HDMI vendor infoframes only when using a
4245 * 4k or stereoscopic 3D mode. So when giving any other mode as input this
4246 * function will return -EINVAL, error that can be safely ignored.
4248 * Return: 0 on success or a negative error code on failure.
4251 drm_hdmi_vendor_infoframe_from_display_mode(struct hdmi_vendor_infoframe *frame,
4252 const struct drm_display_mode *mode)
4258 if (!frame || !mode)
4261 vic = drm_match_hdmi_mode(mode);
4262 s3d_flags = mode->flags & DRM_MODE_FLAG_3D_MASK;
4264 if (!vic && !s3d_flags)
4267 if (vic && s3d_flags)
4270 err = hdmi_vendor_infoframe_init(frame);
4277 frame->s3d_struct = s3d_structure_from_display_mode(mode);
4281 EXPORT_SYMBOL(drm_hdmi_vendor_infoframe_from_display_mode);
4283 static int drm_parse_tiled_block(struct drm_connector *connector,
4284 struct displayid_block *block)
4286 struct displayid_tiled_block *tile = (struct displayid_tiled_block *)block;
4288 u8 tile_v_loc, tile_h_loc;
4289 u8 num_v_tile, num_h_tile;
4290 struct drm_tile_group *tg;
4292 w = tile->tile_size[0] | tile->tile_size[1] << 8;
4293 h = tile->tile_size[2] | tile->tile_size[3] << 8;
4295 num_v_tile = (tile->topo[0] & 0xf) | (tile->topo[2] & 0x30);
4296 num_h_tile = (tile->topo[0] >> 4) | ((tile->topo[2] >> 2) & 0x30);
4297 tile_v_loc = (tile->topo[1] & 0xf) | ((tile->topo[2] & 0x3) << 4);
4298 tile_h_loc = (tile->topo[1] >> 4) | (((tile->topo[2] >> 2) & 0x3) << 4);
4300 connector->has_tile = true;
4301 if (tile->tile_cap & 0x80)
4302 connector->tile_is_single_monitor = true;
4304 connector->num_h_tile = num_h_tile + 1;
4305 connector->num_v_tile = num_v_tile + 1;
4306 connector->tile_h_loc = tile_h_loc;
4307 connector->tile_v_loc = tile_v_loc;
4308 connector->tile_h_size = w + 1;
4309 connector->tile_v_size = h + 1;
4311 DRM_DEBUG_KMS("tile cap 0x%x\n", tile->tile_cap);
4312 DRM_DEBUG_KMS("tile_size %d x %d\n", w + 1, h + 1);
4313 DRM_DEBUG_KMS("topo num tiles %dx%d, location %dx%d\n",
4314 num_h_tile + 1, num_v_tile + 1, tile_h_loc, tile_v_loc);
4315 DRM_DEBUG_KMS("vend %c%c%c\n", tile->topology_id[0], tile->topology_id[1], tile->topology_id[2]);
4317 tg = drm_mode_get_tile_group(connector->dev, tile->topology_id);
4319 tg = drm_mode_create_tile_group(connector->dev, tile->topology_id);
4324 if (connector->tile_group != tg) {
4325 /* if we haven't got a pointer,
4326 take the reference, drop ref to old tile group */
4327 if (connector->tile_group) {
4328 drm_mode_put_tile_group(connector->dev, connector->tile_group);
4330 connector->tile_group = tg;
4332 /* if same tile group, then release the ref we just took. */
4333 drm_mode_put_tile_group(connector->dev, tg);
4337 static int drm_parse_display_id(struct drm_connector *connector,
4338 u8 *displayid, int length,
4339 bool is_edid_extension)
4341 /* if this is an EDID extension the first byte will be 0x70 */
4343 struct displayid_block *block;
4346 if (is_edid_extension)
4349 ret = validate_displayid(displayid, length, idx);
4353 idx += sizeof(struct displayid_hdr);
4354 while (block = (struct displayid_block *)&displayid[idx],
4355 idx + sizeof(struct displayid_block) <= length &&
4356 idx + sizeof(struct displayid_block) + block->num_bytes <= length &&
4357 block->num_bytes > 0) {
4358 idx += block->num_bytes + sizeof(struct displayid_block);
4359 DRM_DEBUG_KMS("block id 0x%x, rev %d, len %d\n",
4360 block->tag, block->rev, block->num_bytes);
4362 switch (block->tag) {
4363 case DATA_BLOCK_TILED_DISPLAY:
4364 ret = drm_parse_tiled_block(connector, block);
4368 case DATA_BLOCK_TYPE_1_DETAILED_TIMING:
4369 /* handled in mode gathering code. */
4372 DRM_DEBUG_KMS("found DisplayID tag 0x%x, unhandled\n", block->tag);
4379 static void drm_get_displayid(struct drm_connector *connector,
4382 void *displayid = NULL;
4384 connector->has_tile = false;
4385 displayid = drm_find_displayid_extension(edid);
4387 /* drop reference to any tile group we had */
4391 ret = drm_parse_display_id(connector, displayid, EDID_LENGTH, true);
4394 if (!connector->has_tile)
4398 if (connector->tile_group) {
4399 drm_mode_put_tile_group(connector->dev, connector->tile_group);
4400 connector->tile_group = NULL;
projects / platform / kernel / linux-exynos.git / blob