2 * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
5 * Permission is hereby granted, free of charge, to any person obtaining a
6 * copy of this software and associated documentation files (the "Software"),
7 * to deal in the Software without restriction, including without limitation
8 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
9 * and/or sell copies of the Software, and to permit persons to whom the
10 * Software is furnished to do so, subject to the following conditions:
12 * The above copyright notice and this permission notice (including the next
13 * paragraph) shall be included in all copies or substantial portions of the
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
20 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
21 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
22 * OTHER DEALINGS IN THE SOFTWARE.
25 #include <drm/amdgpu_drm.h>
26 #include <drm/drm_drv.h>
27 #include <drm/drm_fbdev_generic.h>
28 #include <drm/drm_gem.h>
29 #include <drm/drm_managed.h>
30 #include <drm/drm_pciids.h>
31 #include <drm/drm_probe_helper.h>
32 #include <drm/drm_vblank.h>
34 #include <linux/cc_platform.h>
35 #include <linux/dynamic_debug.h>
36 #include <linux/module.h>
37 #include <linux/mmu_notifier.h>
38 #include <linux/pm_runtime.h>
39 #include <linux/suspend.h>
40 #include <linux/vga_switcheroo.h>
43 #include "amdgpu_amdkfd.h"
44 #include "amdgpu_dma_buf.h"
45 #include "amdgpu_drv.h"
46 #include "amdgpu_fdinfo.h"
47 #include "amdgpu_irq.h"
48 #include "amdgpu_psp.h"
49 #include "amdgpu_ras.h"
50 #include "amdgpu_reset.h"
51 #include "amdgpu_sched.h"
52 #include "amdgpu_xgmi.h"
53 #include "../amdxcp/amdgpu_xcp_drv.h"
57 * - 3.0.0 - initial driver
58 * - 3.1.0 - allow reading more status registers (GRBM, SRBM, SDMA, CP)
59 * - 3.2.0 - GFX8: Uses EOP_TC_WB_ACTION_EN, so UMDs don't have to do the same
61 * - 3.3.0 - Add VM support for UVD on supported hardware.
62 * - 3.4.0 - Add AMDGPU_INFO_NUM_EVICTIONS.
63 * - 3.5.0 - Add support for new UVD_NO_OP register.
64 * - 3.6.0 - kmd involves use CONTEXT_CONTROL in ring buffer.
65 * - 3.7.0 - Add support for VCE clock list packet
66 * - 3.8.0 - Add support raster config init in the kernel
67 * - 3.9.0 - Add support for memory query info about VRAM and GTT.
68 * - 3.10.0 - Add support for new fences ioctl, new gem ioctl flags
69 * - 3.11.0 - Add support for sensor query info (clocks, temp, etc).
70 * - 3.12.0 - Add query for double offchip LDS buffers
71 * - 3.13.0 - Add PRT support
72 * - 3.14.0 - Fix race in amdgpu_ctx_get_fence() and note new functionality
73 * - 3.15.0 - Export more gpu info for gfx9
74 * - 3.16.0 - Add reserved vmid support
75 * - 3.17.0 - Add AMDGPU_NUM_VRAM_CPU_PAGE_FAULTS.
76 * - 3.18.0 - Export gpu always on cu bitmap
77 * - 3.19.0 - Add support for UVD MJPEG decode
78 * - 3.20.0 - Add support for local BOs
79 * - 3.21.0 - Add DRM_AMDGPU_FENCE_TO_HANDLE ioctl
80 * - 3.22.0 - Add DRM_AMDGPU_SCHED ioctl
81 * - 3.23.0 - Add query for VRAM lost counter
82 * - 3.24.0 - Add high priority compute support for gfx9
83 * - 3.25.0 - Add support for sensor query info (stable pstate sclk/mclk).
84 * - 3.26.0 - GFX9: Process AMDGPU_IB_FLAG_TC_WB_NOT_INVALIDATE.
85 * - 3.27.0 - Add new chunk to AMDGPU_CS to enable BO_LIST creation.
86 * - 3.28.0 - Add AMDGPU_CHUNK_ID_SCHEDULED_DEPENDENCIES
87 * - 3.29.0 - Add AMDGPU_IB_FLAG_RESET_GDS_MAX_WAVE_ID
88 * - 3.30.0 - Add AMDGPU_SCHED_OP_CONTEXT_PRIORITY_OVERRIDE.
89 * - 3.31.0 - Add support for per-flip tiling attribute changes with DC
90 * - 3.32.0 - Add syncobj timeline support to AMDGPU_CS.
91 * - 3.33.0 - Fixes for GDS ENOMEM failures in AMDGPU_CS.
92 * - 3.34.0 - Non-DC can flip correctly between buffers with different pitches
93 * - 3.35.0 - Add drm_amdgpu_info_device::tcc_disabled_mask
94 * - 3.36.0 - Allow reading more status registers on si/cik
95 * - 3.37.0 - L2 is invalidated before SDMA IBs, needed for correctness
96 * - 3.38.0 - Add AMDGPU_IB_FLAG_EMIT_MEM_SYNC
97 * - 3.39.0 - DMABUF implicit sync does a full pipeline sync
98 * - 3.40.0 - Add AMDGPU_IDS_FLAGS_TMZ
99 * - 3.41.0 - Add video codec query
100 * - 3.42.0 - Add 16bpc fixed point display support
101 * - 3.43.0 - Add device hot plug/unplug support
102 * - 3.44.0 - DCN3 supports DCC independent block settings: !64B && 128B, 64B && 128B
103 * - 3.45.0 - Add context ioctl stable pstate interface
104 * - 3.46.0 - To enable hot plug amdgpu tests in libdrm
105 * - 3.47.0 - Add AMDGPU_GEM_CREATE_DISCARDABLE and AMDGPU_VM_NOALLOC flags
106 * - 3.48.0 - Add IP discovery version info to HW INFO
107 * - 3.49.0 - Add gang submit into CS IOCTL
108 * - 3.50.0 - Update AMDGPU_INFO_DEV_INFO IOCTL for minimum engine and memory clock
109 * Update AMDGPU_INFO_SENSOR IOCTL for PEAK_PSTATE engine and memory clock
110 * 3.51.0 - Return the PCIe gen and lanes from the INFO ioctl
111 * 3.52.0 - Add AMDGPU_IDS_FLAGS_CONFORMANT_TRUNC_COORD, add device_info fields:
112 * tcp_cache_size, num_sqc_per_wgp, sqc_data_cache_size, sqc_inst_cache_size,
113 * gl1c_cache_size, gl2c_cache_size, mall_size, enabled_rb_pipes_mask_hi
114 * 3.53.0 - Support for GFX11 CP GFX shadowing
115 * 3.54.0 - Add AMDGPU_CTX_QUERY2_FLAGS_RESET_IN_PROGRESS support
117 #define KMS_DRIVER_MAJOR 3
118 #define KMS_DRIVER_MINOR 54
119 #define KMS_DRIVER_PATCHLEVEL 0
121 unsigned int amdgpu_vram_limit = UINT_MAX;
122 int amdgpu_vis_vram_limit;
123 int amdgpu_gart_size = -1; /* auto */
124 int amdgpu_gtt_size = -1; /* auto */
125 int amdgpu_moverate = -1; /* auto */
126 int amdgpu_audio = -1;
127 int amdgpu_disp_priority;
129 int amdgpu_pcie_gen2 = -1;
131 char amdgpu_lockup_timeout[AMDGPU_MAX_TIMEOUT_PARAM_LENGTH];
133 int amdgpu_fw_load_type = -1;
134 int amdgpu_aspm = -1;
135 int amdgpu_runtime_pm = -1;
136 uint amdgpu_ip_block_mask = 0xffffffff;
137 int amdgpu_bapm = -1;
138 int amdgpu_deep_color;
139 int amdgpu_vm_size = -1;
140 int amdgpu_vm_fragment_size = -1;
141 int amdgpu_vm_block_size = -1;
142 int amdgpu_vm_fault_stop;
144 int amdgpu_vm_update_mode = -1;
145 int amdgpu_exp_hw_support;
147 int amdgpu_sched_jobs = 32;
148 int amdgpu_sched_hw_submission = 2;
149 uint amdgpu_pcie_gen_cap;
150 uint amdgpu_pcie_lane_cap;
151 u64 amdgpu_cg_mask = 0xffffffffffffffff;
152 uint amdgpu_pg_mask = 0xffffffff;
153 uint amdgpu_sdma_phase_quantum = 32;
154 char *amdgpu_disable_cu;
155 char *amdgpu_virtual_display;
156 bool enforce_isolation;
158 * OverDrive(bit 14) disabled by default
159 * GFX DCS(bit 19) disabled by default
161 uint amdgpu_pp_feature_mask = 0xfff7bfff;
162 uint amdgpu_force_long_training;
163 int amdgpu_lbpw = -1;
164 int amdgpu_compute_multipipe = -1;
165 int amdgpu_gpu_recovery = -1; /* auto */
167 uint amdgpu_smu_memory_pool_size;
168 int amdgpu_smu_pptable_id = -1;
170 * FBC (bit 0) disabled by default
171 * MULTI_MON_PP_MCLK_SWITCH (bit 1) enabled by default
172 * - With this, for multiple monitors in sync(e.g. with the same model),
173 * mclk switching will be allowed. And the mclk will be not foced to the
174 * highest. That helps saving some idle power.
175 * DISABLE_FRACTIONAL_PWM (bit 2) disabled by default
176 * PSR (bit 3) disabled by default
177 * EDP NO POWER SEQUENCING (bit 4) disabled by default
179 uint amdgpu_dc_feature_mask = 2;
180 uint amdgpu_dc_debug_mask;
181 uint amdgpu_dc_visual_confirm;
182 int amdgpu_async_gfx_ring = 1;
183 int amdgpu_mcbp = -1;
184 int amdgpu_discovery = -1;
187 int amdgpu_noretry = -1;
188 int amdgpu_force_asic_type = -1;
189 int amdgpu_tmz = -1; /* auto */
190 uint amdgpu_freesync_vid_mode;
191 int amdgpu_reset_method = -1; /* auto */
192 int amdgpu_num_kcq = -1;
193 int amdgpu_smartshift_bias;
194 int amdgpu_use_xgmi_p2p = 1;
195 int amdgpu_vcnfw_log;
196 int amdgpu_sg_display = -1; /* auto */
197 int amdgpu_user_partt_mode = AMDGPU_AUTO_COMPUTE_PARTITION_MODE;
199 static void amdgpu_drv_delayed_reset_work_handler(struct work_struct *work);
201 DECLARE_DYNDBG_CLASSMAP(drm_debug_classes, DD_CLASS_TYPE_DISJOINT_BITS, 0,
213 struct amdgpu_mgpu_info mgpu_info = {
214 .mutex = __MUTEX_INITIALIZER(mgpu_info.mutex),
215 .delayed_reset_work = __DELAYED_WORK_INITIALIZER(
216 mgpu_info.delayed_reset_work,
217 amdgpu_drv_delayed_reset_work_handler, 0),
219 int amdgpu_ras_enable = -1;
220 uint amdgpu_ras_mask = 0xffffffff;
221 int amdgpu_bad_page_threshold = -1;
222 struct amdgpu_watchdog_timer amdgpu_watchdog_timer = {
223 .timeout_fatal_disable = false,
224 .period = 0x0, /* default to 0x0 (timeout disable) */
228 * DOC: vramlimit (int)
229 * Restrict the total amount of VRAM in MiB for testing. The default is 0 (Use full VRAM).
231 MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing, in megabytes");
232 module_param_named(vramlimit, amdgpu_vram_limit, int, 0600);
235 * DOC: vis_vramlimit (int)
236 * Restrict the amount of CPU visible VRAM in MiB for testing. The default is 0 (Use full CPU visible VRAM).
238 MODULE_PARM_DESC(vis_vramlimit, "Restrict visible VRAM for testing, in megabytes");
239 module_param_named(vis_vramlimit, amdgpu_vis_vram_limit, int, 0444);
242 * DOC: gartsize (uint)
243 * Restrict the size of GART (for kernel use) in Mib (32, 64, etc.) for testing.
244 * The default is -1 (The size depends on asic).
246 MODULE_PARM_DESC(gartsize, "Size of kernel GART to setup in megabytes (32, 64, etc., -1=auto)");
247 module_param_named(gartsize, amdgpu_gart_size, uint, 0600);
251 * Restrict the size of GTT domain (for userspace use) in MiB for testing.
252 * The default is -1 (Use 1/2 RAM, minimum value is 3GB).
254 MODULE_PARM_DESC(gttsize, "Size of the GTT userspace domain in megabytes (-1 = auto)");
255 module_param_named(gttsize, amdgpu_gtt_size, int, 0600);
258 * DOC: moverate (int)
259 * Set maximum buffer migration rate in MB/s. The default is -1 (8 MB/s).
261 MODULE_PARM_DESC(moverate, "Maximum buffer migration rate in MB/s. (32, 64, etc., -1=auto, 0=1=disabled)");
262 module_param_named(moverate, amdgpu_moverate, int, 0600);
266 * Set HDMI/DPAudio. Only affects non-DC display handling. The default is -1 (Enabled), set 0 to disabled it.
268 MODULE_PARM_DESC(audio, "Audio enable (-1 = auto, 0 = disable, 1 = enable)");
269 module_param_named(audio, amdgpu_audio, int, 0444);
272 * DOC: disp_priority (int)
273 * Set display Priority (1 = normal, 2 = high). Only affects non-DC display handling. The default is 0 (auto).
275 MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)");
276 module_param_named(disp_priority, amdgpu_disp_priority, int, 0444);
280 * To enable hw i2c engine. Only affects non-DC display handling. The default is 0 (Disabled).
282 MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)");
283 module_param_named(hw_i2c, amdgpu_hw_i2c, int, 0444);
286 * DOC: pcie_gen2 (int)
287 * To disable PCIE Gen2/3 mode (0 = disable, 1 = enable). The default is -1 (auto, enabled).
289 MODULE_PARM_DESC(pcie_gen2, "PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)");
290 module_param_named(pcie_gen2, amdgpu_pcie_gen2, int, 0444);
294 * To disable Message Signaled Interrupts (MSI) functionality (1 = enable, 0 = disable). The default is -1 (auto, enabled).
296 MODULE_PARM_DESC(msi, "MSI support (1 = enable, 0 = disable, -1 = auto)");
297 module_param_named(msi, amdgpu_msi, int, 0444);
300 * DOC: lockup_timeout (string)
301 * Set GPU scheduler timeout value in ms.
303 * The format can be [Non-Compute] or [GFX,Compute,SDMA,Video]. That is there can be one or
304 * multiple values specified. 0 and negative values are invalidated. They will be adjusted
305 * to the default timeout.
307 * - With one value specified, the setting will apply to all non-compute jobs.
308 * - With multiple values specified, the first one will be for GFX.
309 * The second one is for Compute. The third and fourth ones are
310 * for SDMA and Video.
312 * By default(with no lockup_timeout settings), the timeout for all non-compute(GFX, SDMA and Video)
313 * jobs is 10000. The timeout for compute is 60000.
315 MODULE_PARM_DESC(lockup_timeout, "GPU lockup timeout in ms (default: for bare metal 10000 for non-compute jobs and 60000 for compute jobs; "
316 "for passthrough or sriov, 10000 for all jobs. 0: keep default value. negative: infinity timeout), format: for bare metal [Non-Compute] or [GFX,Compute,SDMA,Video]; "
317 "for passthrough or sriov [all jobs] or [GFX,Compute,SDMA,Video].");
318 module_param_string(lockup_timeout, amdgpu_lockup_timeout, sizeof(amdgpu_lockup_timeout), 0444);
322 * Override for dynamic power management setting
323 * (0 = disable, 1 = enable)
324 * The default is -1 (auto).
326 MODULE_PARM_DESC(dpm, "DPM support (1 = enable, 0 = disable, -1 = auto)");
327 module_param_named(dpm, amdgpu_dpm, int, 0444);
330 * DOC: fw_load_type (int)
331 * Set different firmware loading type for debugging, if supported.
332 * Set to 0 to force direct loading if supported by the ASIC. Set
333 * to -1 to select the default loading mode for the ASIC, as defined
334 * by the driver. The default is -1 (auto).
336 MODULE_PARM_DESC(fw_load_type, "firmware loading type (3 = rlc backdoor autoload if supported, 2 = smu load if supported, 1 = psp load, 0 = force direct if supported, -1 = auto)");
337 module_param_named(fw_load_type, amdgpu_fw_load_type, int, 0444);
341 * To disable ASPM (1 = enable, 0 = disable). The default is -1 (auto, enabled).
343 MODULE_PARM_DESC(aspm, "ASPM support (1 = enable, 0 = disable, -1 = auto)");
344 module_param_named(aspm, amdgpu_aspm, int, 0444);
348 * Override for runtime power management control for dGPUs. The amdgpu driver can dynamically power down
349 * the dGPUs when they are idle if supported. The default is -1 (auto enable).
350 * Setting the value to 0 disables this functionality.
352 MODULE_PARM_DESC(runpm, "PX runtime pm (2 = force enable with BAMACO, 1 = force enable with BACO, 0 = disable, -1 = auto)");
353 module_param_named(runpm, amdgpu_runtime_pm, int, 0444);
356 * DOC: ip_block_mask (uint)
357 * Override what IP blocks are enabled on the GPU. Each GPU is a collection of IP blocks (gfx, display, video, etc.).
358 * Use this parameter to disable specific blocks. Note that the IP blocks do not have a fixed index. Some asics may not have
359 * some IPs or may include multiple instances of an IP so the ordering various from asic to asic. See the driver output in
360 * the kernel log for the list of IPs on the asic. The default is 0xffffffff (enable all blocks on a device).
362 MODULE_PARM_DESC(ip_block_mask, "IP Block Mask (all blocks enabled (default))");
363 module_param_named(ip_block_mask, amdgpu_ip_block_mask, uint, 0444);
367 * Bidirectional Application Power Management (BAPM) used to dynamically share TDP between CPU and GPU. Set value 0 to disable it.
368 * The default -1 (auto, enabled)
370 MODULE_PARM_DESC(bapm, "BAPM support (1 = enable, 0 = disable, -1 = auto)");
371 module_param_named(bapm, amdgpu_bapm, int, 0444);
374 * DOC: deep_color (int)
375 * Set 1 to enable Deep Color support. Only affects non-DC display handling. The default is 0 (disabled).
377 MODULE_PARM_DESC(deep_color, "Deep Color support (1 = enable, 0 = disable (default))");
378 module_param_named(deep_color, amdgpu_deep_color, int, 0444);
382 * Override the size of the GPU's per client virtual address space in GiB. The default is -1 (automatic for each asic).
384 MODULE_PARM_DESC(vm_size, "VM address space size in gigabytes (default 64GB)");
385 module_param_named(vm_size, amdgpu_vm_size, int, 0444);
388 * DOC: vm_fragment_size (int)
389 * Override VM fragment size in bits (4, 5, etc. 4 = 64K, 9 = 2M). The default is -1 (automatic for each asic).
391 MODULE_PARM_DESC(vm_fragment_size, "VM fragment size in bits (4, 5, etc. 4 = 64K (default), Max 9 = 2M)");
392 module_param_named(vm_fragment_size, amdgpu_vm_fragment_size, int, 0444);
395 * DOC: vm_block_size (int)
396 * Override VM page table size in bits (default depending on vm_size and hw setup). The default is -1 (automatic for each asic).
398 MODULE_PARM_DESC(vm_block_size, "VM page table size in bits (default depending on vm_size)");
399 module_param_named(vm_block_size, amdgpu_vm_block_size, int, 0444);
402 * DOC: vm_fault_stop (int)
403 * Stop on VM fault for debugging (0 = never, 1 = print first, 2 = always). The default is 0 (No stop).
405 MODULE_PARM_DESC(vm_fault_stop, "Stop on VM fault (0 = never (default), 1 = print first, 2 = always)");
406 module_param_named(vm_fault_stop, amdgpu_vm_fault_stop, int, 0444);
409 * DOC: vm_debug (int)
410 * Debug VM handling (0 = disabled, 1 = enabled). The default is 0 (Disabled).
412 MODULE_PARM_DESC(vm_debug, "Debug VM handling (0 = disabled (default), 1 = enabled)");
413 module_param_named(vm_debug, amdgpu_vm_debug, int, 0644);
416 * DOC: vm_update_mode (int)
417 * Override VM update mode. VM updated by using CPU (0 = never, 1 = Graphics only, 2 = Compute only, 3 = Both). The default
418 * is -1 (Only in large BAR(LB) systems Compute VM tables will be updated by CPU, otherwise 0, never).
420 MODULE_PARM_DESC(vm_update_mode, "VM update using CPU (0 = never (default except for large BAR(LB)), 1 = Graphics only, 2 = Compute only (default for LB), 3 = Both");
421 module_param_named(vm_update_mode, amdgpu_vm_update_mode, int, 0444);
424 * DOC: exp_hw_support (int)
425 * Enable experimental hw support (1 = enable). The default is 0 (disabled).
427 MODULE_PARM_DESC(exp_hw_support, "experimental hw support (1 = enable, 0 = disable (default))");
428 module_param_named(exp_hw_support, amdgpu_exp_hw_support, int, 0444);
432 * Disable/Enable Display Core driver for debugging (1 = enable, 0 = disable). The default is -1 (automatic for each asic).
434 MODULE_PARM_DESC(dc, "Display Core driver (1 = enable, 0 = disable, -1 = auto (default))");
435 module_param_named(dc, amdgpu_dc, int, 0444);
438 * DOC: sched_jobs (int)
439 * Override the max number of jobs supported in the sw queue. The default is 32.
441 MODULE_PARM_DESC(sched_jobs, "the max number of jobs supported in the sw queue (default 32)");
442 module_param_named(sched_jobs, amdgpu_sched_jobs, int, 0444);
445 * DOC: sched_hw_submission (int)
446 * Override the max number of HW submissions. The default is 2.
448 MODULE_PARM_DESC(sched_hw_submission, "the max number of HW submissions (default 2)");
449 module_param_named(sched_hw_submission, amdgpu_sched_hw_submission, int, 0444);
452 * DOC: ppfeaturemask (hexint)
453 * Override power features enabled. See enum PP_FEATURE_MASK in drivers/gpu/drm/amd/include/amd_shared.h.
454 * The default is the current set of stable power features.
456 MODULE_PARM_DESC(ppfeaturemask, "all power features enabled (default))");
457 module_param_named(ppfeaturemask, amdgpu_pp_feature_mask, hexint, 0444);
460 * DOC: forcelongtraining (uint)
461 * Force long memory training in resume.
462 * The default is zero, indicates short training in resume.
464 MODULE_PARM_DESC(forcelongtraining, "force memory long training");
465 module_param_named(forcelongtraining, amdgpu_force_long_training, uint, 0444);
468 * DOC: pcie_gen_cap (uint)
469 * Override PCIE gen speed capabilities. See the CAIL flags in drivers/gpu/drm/amd/include/amd_pcie.h.
470 * The default is 0 (automatic for each asic).
472 MODULE_PARM_DESC(pcie_gen_cap, "PCIE Gen Caps (0: autodetect (default))");
473 module_param_named(pcie_gen_cap, amdgpu_pcie_gen_cap, uint, 0444);
476 * DOC: pcie_lane_cap (uint)
477 * Override PCIE lanes capabilities. See the CAIL flags in drivers/gpu/drm/amd/include/amd_pcie.h.
478 * The default is 0 (automatic for each asic).
480 MODULE_PARM_DESC(pcie_lane_cap, "PCIE Lane Caps (0: autodetect (default))");
481 module_param_named(pcie_lane_cap, amdgpu_pcie_lane_cap, uint, 0444);
484 * DOC: cg_mask (ullong)
485 * Override Clockgating features enabled on GPU (0 = disable clock gating). See the AMD_CG_SUPPORT flags in
486 * drivers/gpu/drm/amd/include/amd_shared.h. The default is 0xffffffffffffffff (all enabled).
488 MODULE_PARM_DESC(cg_mask, "Clockgating flags mask (0 = disable clock gating)");
489 module_param_named(cg_mask, amdgpu_cg_mask, ullong, 0444);
492 * DOC: pg_mask (uint)
493 * Override Powergating features enabled on GPU (0 = disable power gating). See the AMD_PG_SUPPORT flags in
494 * drivers/gpu/drm/amd/include/amd_shared.h. The default is 0xffffffff (all enabled).
496 MODULE_PARM_DESC(pg_mask, "Powergating flags mask (0 = disable power gating)");
497 module_param_named(pg_mask, amdgpu_pg_mask, uint, 0444);
500 * DOC: sdma_phase_quantum (uint)
501 * Override SDMA context switch phase quantum (x 1K GPU clock cycles, 0 = no change). The default is 32.
503 MODULE_PARM_DESC(sdma_phase_quantum, "SDMA context switch phase quantum (x 1K GPU clock cycles, 0 = no change (default 32))");
504 module_param_named(sdma_phase_quantum, amdgpu_sdma_phase_quantum, uint, 0444);
507 * DOC: disable_cu (charp)
508 * Set to disable CUs (It's set like se.sh.cu,...). The default is NULL.
510 MODULE_PARM_DESC(disable_cu, "Disable CUs (se.sh.cu,...)");
511 module_param_named(disable_cu, amdgpu_disable_cu, charp, 0444);
514 * DOC: virtual_display (charp)
515 * Set to enable virtual display feature. This feature provides a virtual display hardware on headless boards
516 * or in virtualized environments. It will be set like xxxx:xx:xx.x,x;xxxx:xx:xx.x,x. It's the pci address of
517 * the device, plus the number of crtcs to expose. E.g., 0000:26:00.0,4 would enable 4 virtual crtcs on the pci
518 * device at 26:00.0. The default is NULL.
520 MODULE_PARM_DESC(virtual_display,
521 "Enable virtual display feature (the virtual_display will be set like xxxx:xx:xx.x,x;xxxx:xx:xx.x,x)");
522 module_param_named(virtual_display, amdgpu_virtual_display, charp, 0444);
526 * Override Load Balancing Per Watt (LBPW) support (1 = enable, 0 = disable). The default is -1 (auto, enabled).
528 MODULE_PARM_DESC(lbpw, "Load Balancing Per Watt (LBPW) support (1 = enable, 0 = disable, -1 = auto)");
529 module_param_named(lbpw, amdgpu_lbpw, int, 0444);
531 MODULE_PARM_DESC(compute_multipipe, "Force compute queues to be spread across pipes (1 = enable, 0 = disable, -1 = auto)");
532 module_param_named(compute_multipipe, amdgpu_compute_multipipe, int, 0444);
535 * DOC: gpu_recovery (int)
536 * Set to enable GPU recovery mechanism (1 = enable, 0 = disable). The default is -1 (auto, disabled except SRIOV).
538 MODULE_PARM_DESC(gpu_recovery, "Enable GPU recovery mechanism, (1 = enable, 0 = disable, -1 = auto)");
539 module_param_named(gpu_recovery, amdgpu_gpu_recovery, int, 0444);
542 * DOC: emu_mode (int)
543 * Set value 1 to enable emulation mode. This is only needed when running on an emulator. The default is 0 (disabled).
545 MODULE_PARM_DESC(emu_mode, "Emulation mode, (1 = enable, 0 = disable)");
546 module_param_named(emu_mode, amdgpu_emu_mode, int, 0444);
549 * DOC: ras_enable (int)
550 * Enable RAS features on the GPU (0 = disable, 1 = enable, -1 = auto (default))
552 MODULE_PARM_DESC(ras_enable, "Enable RAS features on the GPU (0 = disable, 1 = enable, -1 = auto (default))");
553 module_param_named(ras_enable, amdgpu_ras_enable, int, 0444);
556 * DOC: ras_mask (uint)
557 * Mask of RAS features to enable (default 0xffffffff), only valid when ras_enable == 1
558 * See the flags in drivers/gpu/drm/amd/amdgpu/amdgpu_ras.h
560 MODULE_PARM_DESC(ras_mask, "Mask of RAS features to enable (default 0xffffffff), only valid when ras_enable == 1");
561 module_param_named(ras_mask, amdgpu_ras_mask, uint, 0444);
564 * DOC: timeout_fatal_disable (bool)
565 * Disable Watchdog timeout fatal error event
567 MODULE_PARM_DESC(timeout_fatal_disable, "disable watchdog timeout fatal error (false = default)");
568 module_param_named(timeout_fatal_disable, amdgpu_watchdog_timer.timeout_fatal_disable, bool, 0644);
571 * DOC: timeout_period (uint)
572 * Modify the watchdog timeout max_cycles as (1 << period)
574 MODULE_PARM_DESC(timeout_period, "watchdog timeout period (0 = timeout disabled, 1 ~ 0x23 = timeout maxcycles = (1 << period)");
575 module_param_named(timeout_period, amdgpu_watchdog_timer.period, uint, 0644);
578 * DOC: si_support (int)
579 * Set SI support driver. This parameter works after set config CONFIG_DRM_AMDGPU_SI. For SI asic, when radeon driver is enabled,
580 * set value 0 to use radeon driver, while set value 1 to use amdgpu driver. The default is using radeon driver when it available,
581 * otherwise using amdgpu driver.
583 #ifdef CONFIG_DRM_AMDGPU_SI
585 #if IS_ENABLED(CONFIG_DRM_RADEON) || IS_ENABLED(CONFIG_DRM_RADEON_MODULE)
586 int amdgpu_si_support = 0;
587 MODULE_PARM_DESC(si_support, "SI support (1 = enabled, 0 = disabled (default))");
589 int amdgpu_si_support = 1;
590 MODULE_PARM_DESC(si_support, "SI support (1 = enabled (default), 0 = disabled)");
593 module_param_named(si_support, amdgpu_si_support, int, 0444);
597 * DOC: cik_support (int)
598 * Set CIK support driver. This parameter works after set config CONFIG_DRM_AMDGPU_CIK. For CIK asic, when radeon driver is enabled,
599 * set value 0 to use radeon driver, while set value 1 to use amdgpu driver. The default is using radeon driver when it available,
600 * otherwise using amdgpu driver.
602 #ifdef CONFIG_DRM_AMDGPU_CIK
604 #if IS_ENABLED(CONFIG_DRM_RADEON) || IS_ENABLED(CONFIG_DRM_RADEON_MODULE)
605 int amdgpu_cik_support = 0;
606 MODULE_PARM_DESC(cik_support, "CIK support (1 = enabled, 0 = disabled (default))");
608 int amdgpu_cik_support = 1;
609 MODULE_PARM_DESC(cik_support, "CIK support (1 = enabled (default), 0 = disabled)");
612 module_param_named(cik_support, amdgpu_cik_support, int, 0444);
616 * DOC: smu_memory_pool_size (uint)
617 * It is used to reserve gtt for smu debug usage, setting value 0 to disable it. The actual size is value * 256MiB.
618 * E.g. 0x1 = 256Mbyte, 0x2 = 512Mbyte, 0x4 = 1 Gbyte, 0x8 = 2GByte. The default is 0 (disabled).
620 MODULE_PARM_DESC(smu_memory_pool_size,
621 "reserve gtt for smu debug usage, 0 = disable,0x1 = 256Mbyte, 0x2 = 512Mbyte, 0x4 = 1 Gbyte, 0x8 = 2GByte");
622 module_param_named(smu_memory_pool_size, amdgpu_smu_memory_pool_size, uint, 0444);
625 * DOC: async_gfx_ring (int)
626 * It is used to enable gfx rings that could be configured with different prioritites or equal priorities
628 MODULE_PARM_DESC(async_gfx_ring,
629 "Asynchronous GFX rings that could be configured with either different priorities (HP3D ring and LP3D ring), or equal priorities (0 = disabled, 1 = enabled (default))");
630 module_param_named(async_gfx_ring, amdgpu_async_gfx_ring, int, 0444);
634 * It is used to enable mid command buffer preemption. (0 = disabled, 1 = enabled, -1 auto (default))
636 MODULE_PARM_DESC(mcbp,
637 "Enable Mid-command buffer preemption (0 = disabled, 1 = enabled), -1 = auto (default)");
638 module_param_named(mcbp, amdgpu_mcbp, int, 0444);
641 * DOC: discovery (int)
642 * Allow driver to discover hardware IP information from IP Discovery table at the top of VRAM.
643 * (-1 = auto (default), 0 = disabled, 1 = enabled, 2 = use ip_discovery table from file)
645 MODULE_PARM_DESC(discovery,
646 "Allow driver to discover hardware IPs from IP Discovery table at the top of VRAM");
647 module_param_named(discovery, amdgpu_discovery, int, 0444);
651 * Enable Micro Engine Scheduler. This is a new hw scheduling engine for gfx, sdma, and compute.
652 * (0 = disabled (default), 1 = enabled)
654 MODULE_PARM_DESC(mes,
655 "Enable Micro Engine Scheduler (0 = disabled (default), 1 = enabled)");
656 module_param_named(mes, amdgpu_mes, int, 0444);
660 * Enable Micro Engine Scheduler KIQ. This is a new engine pipe for kiq.
661 * (0 = disabled (default), 1 = enabled)
663 MODULE_PARM_DESC(mes_kiq,
664 "Enable Micro Engine Scheduler KIQ (0 = disabled (default), 1 = enabled)");
665 module_param_named(mes_kiq, amdgpu_mes_kiq, int, 0444);
669 * Disable XNACK retry in the SQ by default on GFXv9 hardware. On ASICs that
670 * do not support per-process XNACK this also disables retry page faults.
671 * (0 = retry enabled, 1 = retry disabled, -1 auto (default))
673 MODULE_PARM_DESC(noretry,
674 "Disable retry faults (0 = retry enabled, 1 = retry disabled, -1 auto (default))");
675 module_param_named(noretry, amdgpu_noretry, int, 0644);
678 * DOC: force_asic_type (int)
679 * A non negative value used to specify the asic type for all supported GPUs.
681 MODULE_PARM_DESC(force_asic_type,
682 "A non negative value used to specify the asic type for all supported GPUs");
683 module_param_named(force_asic_type, amdgpu_force_asic_type, int, 0444);
686 * DOC: use_xgmi_p2p (int)
687 * Enables/disables XGMI P2P interface (0 = disable, 1 = enable).
689 MODULE_PARM_DESC(use_xgmi_p2p,
690 "Enable XGMI P2P interface (0 = disable; 1 = enable (default))");
691 module_param_named(use_xgmi_p2p, amdgpu_use_xgmi_p2p, int, 0444);
694 #ifdef CONFIG_HSA_AMD
696 * DOC: sched_policy (int)
697 * Set scheduling policy. Default is HWS(hardware scheduling) with over-subscription.
698 * Setting 1 disables over-subscription. Setting 2 disables HWS and statically
699 * assigns queues to HQDs.
701 int sched_policy = KFD_SCHED_POLICY_HWS;
702 module_param(sched_policy, int, 0444);
703 MODULE_PARM_DESC(sched_policy,
704 "Scheduling policy (0 = HWS (Default), 1 = HWS without over-subscription, 2 = Non-HWS (Used for debugging only)");
707 * DOC: hws_max_conc_proc (int)
708 * Maximum number of processes that HWS can schedule concurrently. The maximum is the
709 * number of VMIDs assigned to the HWS, which is also the default.
711 int hws_max_conc_proc = -1;
712 module_param(hws_max_conc_proc, int, 0444);
713 MODULE_PARM_DESC(hws_max_conc_proc,
714 "Max # processes HWS can execute concurrently when sched_policy=0 (0 = no concurrency, #VMIDs for KFD = Maximum(default))");
717 * DOC: cwsr_enable (int)
718 * CWSR(compute wave store and resume) allows the GPU to preempt shader execution in
719 * the middle of a compute wave. Default is 1 to enable this feature. Setting 0
723 module_param(cwsr_enable, int, 0444);
724 MODULE_PARM_DESC(cwsr_enable, "CWSR enable (0 = Off, 1 = On (Default))");
727 * DOC: max_num_of_queues_per_device (int)
728 * Maximum number of queues per device. Valid setting is between 1 and 4096. Default
731 int max_num_of_queues_per_device = KFD_MAX_NUM_OF_QUEUES_PER_DEVICE_DEFAULT;
732 module_param(max_num_of_queues_per_device, int, 0444);
733 MODULE_PARM_DESC(max_num_of_queues_per_device,
734 "Maximum number of supported queues per device (1 = Minimum, 4096 = default)");
737 * DOC: send_sigterm (int)
738 * Send sigterm to HSA process on unhandled exceptions. Default is not to send sigterm
739 * but just print errors on dmesg. Setting 1 enables sending sigterm.
742 module_param(send_sigterm, int, 0444);
743 MODULE_PARM_DESC(send_sigterm,
744 "Send sigterm to HSA process on unhandled exception (0 = disable, 1 = enable)");
747 * DOC: debug_largebar (int)
748 * Set debug_largebar as 1 to enable simulating large-bar capability on non-large bar
749 * system. This limits the VRAM size reported to ROCm applications to the visible
750 * size, usually 256MB.
751 * Default value is 0, diabled.
754 module_param(debug_largebar, int, 0444);
755 MODULE_PARM_DESC(debug_largebar,
756 "Debug large-bar flag used to simulate large-bar capability on non-large bar machine (0 = disable, 1 = enable)");
759 * DOC: halt_if_hws_hang (int)
760 * Halt if HWS hang is detected. Default value, 0, disables the halt on hang.
761 * Setting 1 enables halt on hang.
763 int halt_if_hws_hang;
764 module_param(halt_if_hws_hang, int, 0644);
765 MODULE_PARM_DESC(halt_if_hws_hang, "Halt if HWS hang is detected (0 = off (default), 1 = on)");
768 * DOC: hws_gws_support(bool)
769 * Assume that HWS supports GWS barriers regardless of what firmware version
770 * check says. Default value: false (rely on MEC2 firmware version check).
772 bool hws_gws_support;
773 module_param(hws_gws_support, bool, 0444);
774 MODULE_PARM_DESC(hws_gws_support, "Assume MEC2 FW supports GWS barriers (false = rely on FW version check (Default), true = force supported)");
777 * DOC: queue_preemption_timeout_ms (int)
778 * queue preemption timeout in ms (1 = Minimum, 9000 = default)
780 int queue_preemption_timeout_ms = 9000;
781 module_param(queue_preemption_timeout_ms, int, 0644);
782 MODULE_PARM_DESC(queue_preemption_timeout_ms, "queue preemption timeout in ms (1 = Minimum, 9000 = default)");
785 * DOC: debug_evictions(bool)
786 * Enable extra debug messages to help determine the cause of evictions
788 bool debug_evictions;
789 module_param(debug_evictions, bool, 0644);
790 MODULE_PARM_DESC(debug_evictions, "enable eviction debug messages (false = default)");
793 * DOC: no_system_mem_limit(bool)
794 * Disable system memory limit, to support multiple process shared memory
796 bool no_system_mem_limit;
797 module_param(no_system_mem_limit, bool, 0644);
798 MODULE_PARM_DESC(no_system_mem_limit, "disable system memory limit (false = default)");
801 * DOC: no_queue_eviction_on_vm_fault (int)
802 * If set, process queues will not be evicted on gpuvm fault. This is to keep the wavefront context for debugging (0 = queue eviction, 1 = no queue eviction). The default is 0 (queue eviction).
804 int amdgpu_no_queue_eviction_on_vm_fault;
805 MODULE_PARM_DESC(no_queue_eviction_on_vm_fault, "No queue eviction on VM fault (0 = queue eviction, 1 = no queue eviction)");
806 module_param_named(no_queue_eviction_on_vm_fault, amdgpu_no_queue_eviction_on_vm_fault, int, 0444);
810 * DOC: mtype_local (int)
812 int amdgpu_mtype_local;
813 MODULE_PARM_DESC(mtype_local, "MTYPE for local memory (0 = MTYPE_RW (default), 1 = MTYPE_NC, 2 = MTYPE_CC)");
814 module_param_named(mtype_local, amdgpu_mtype_local, int, 0444);
817 * DOC: pcie_p2p (bool)
818 * Enable PCIe P2P (requires large-BAR). Default value: true (on)
820 #ifdef CONFIG_HSA_AMD_P2P
821 bool pcie_p2p = true;
822 module_param(pcie_p2p, bool, 0444);
823 MODULE_PARM_DESC(pcie_p2p, "Enable PCIe P2P (requires large-BAR). (N = off, Y = on(default))");
827 * DOC: dcfeaturemask (uint)
828 * Override display features enabled. See enum DC_FEATURE_MASK in drivers/gpu/drm/amd/include/amd_shared.h.
829 * The default is the current set of stable display features.
831 MODULE_PARM_DESC(dcfeaturemask, "all stable DC features enabled (default))");
832 module_param_named(dcfeaturemask, amdgpu_dc_feature_mask, uint, 0444);
835 * DOC: dcdebugmask (uint)
836 * Override display features enabled. See enum DC_DEBUG_MASK in drivers/gpu/drm/amd/include/amd_shared.h.
838 MODULE_PARM_DESC(dcdebugmask, "all debug options disabled (default))");
839 module_param_named(dcdebugmask, amdgpu_dc_debug_mask, uint, 0444);
841 MODULE_PARM_DESC(visualconfirm, "Visual confirm (0 = off (default), 1 = MPO, 5 = PSR)");
842 module_param_named(visualconfirm, amdgpu_dc_visual_confirm, uint, 0444);
845 * DOC: abmlevel (uint)
846 * Override the default ABM (Adaptive Backlight Management) level used for DC
847 * enabled hardware. Requires DMCU to be supported and loaded.
848 * Valid levels are 0-4. A value of 0 indicates that ABM should be disabled by
849 * default. Values 1-4 control the maximum allowable brightness reduction via
850 * the ABM algorithm, with 1 being the least reduction and 4 being the most
853 * Defaults to 0, or disabled. Userspace can still override this level later
856 uint amdgpu_dm_abm_level;
857 MODULE_PARM_DESC(abmlevel, "ABM level (0 = off (default), 1-4 = backlight reduction level) ");
858 module_param_named(abmlevel, amdgpu_dm_abm_level, uint, 0444);
860 int amdgpu_backlight = -1;
861 MODULE_PARM_DESC(backlight, "Backlight control (0 = pwm, 1 = aux, -1 auto (default))");
862 module_param_named(backlight, amdgpu_backlight, bint, 0444);
866 * Trusted Memory Zone (TMZ) is a method to protect data being written
867 * to or read from memory.
869 * The default value: 0 (off). TODO: change to auto till it is completed.
871 MODULE_PARM_DESC(tmz, "Enable TMZ feature (-1 = auto (default), 0 = off, 1 = on)");
872 module_param_named(tmz, amdgpu_tmz, int, 0444);
875 * DOC: freesync_video (uint)
876 * Enable the optimization to adjust front porch timing to achieve seamless
877 * mode change experience when setting a freesync supported mode for which full
878 * modeset is not needed.
880 * The Display Core will add a set of modes derived from the base FreeSync
881 * video mode into the corresponding connector's mode list based on commonly
882 * used refresh rates and VRR range of the connected display, when users enable
883 * this feature. From the userspace perspective, they can see a seamless mode
884 * change experience when the change between different refresh rates under the
885 * same resolution. Additionally, userspace applications such as Video playback
886 * can read this modeset list and change the refresh rate based on the video
887 * frame rate. Finally, the userspace can also derive an appropriate mode for a
888 * particular refresh rate based on the FreeSync Mode and add it to the
889 * connector's mode list.
891 * Note: This is an experimental feature.
893 * The default value: 0 (off).
897 "Enable freesync modesetting optimization feature (0 = off (default), 1 = on)");
898 module_param_named(freesync_video, amdgpu_freesync_vid_mode, uint, 0444);
901 * DOC: reset_method (int)
902 * GPU reset method (-1 = auto (default), 0 = legacy, 1 = mode0, 2 = mode1, 3 = mode2, 4 = baco)
904 MODULE_PARM_DESC(reset_method, "GPU reset method (-1 = auto (default), 0 = legacy, 1 = mode0, 2 = mode1, 3 = mode2, 4 = baco/bamaco)");
905 module_param_named(reset_method, amdgpu_reset_method, int, 0444);
908 * DOC: bad_page_threshold (int) Bad page threshold is specifies the
909 * threshold value of faulty pages detected by RAS ECC, which may
910 * result in the GPU entering bad status when the number of total
911 * faulty pages by ECC exceeds the threshold value.
913 MODULE_PARM_DESC(bad_page_threshold, "Bad page threshold(-1 = ignore threshold (default value), 0 = disable bad page retirement, -2 = driver sets threshold)");
914 module_param_named(bad_page_threshold, amdgpu_bad_page_threshold, int, 0444);
916 MODULE_PARM_DESC(num_kcq, "number of kernel compute queue user want to setup (8 if set to greater than 8 or less than 0, only affect gfx 8+)");
917 module_param_named(num_kcq, amdgpu_num_kcq, int, 0444);
920 * DOC: vcnfw_log (int)
921 * Enable vcnfw log output for debugging, the default is disabled.
923 MODULE_PARM_DESC(vcnfw_log, "Enable vcnfw log(0 = disable (default value), 1 = enable)");
924 module_param_named(vcnfw_log, amdgpu_vcnfw_log, int, 0444);
927 * DOC: sg_display (int)
928 * Disable S/G (scatter/gather) display (i.e., display from system memory).
929 * This option is only relevant on APUs. Set this option to 0 to disable
930 * S/G display if you experience flickering or other issues under memory
931 * pressure and report the issue.
933 MODULE_PARM_DESC(sg_display, "S/G Display (-1 = auto (default), 0 = disable)");
934 module_param_named(sg_display, amdgpu_sg_display, int, 0444);
937 * DOC: smu_pptable_id (int)
938 * Used to override pptable id. id = 0 use VBIOS pptable.
939 * id > 0 use the soft pptable with specicfied id.
941 MODULE_PARM_DESC(smu_pptable_id,
942 "specify pptable id to be used (-1 = auto(default) value, 0 = use pptable from vbios, > 0 = soft pptable id)");
943 module_param_named(smu_pptable_id, amdgpu_smu_pptable_id, int, 0444);
946 * DOC: partition_mode (int)
947 * Used to override the default SPX mode.
951 "specify partition mode to be used (-2 = AMDGPU_AUTO_COMPUTE_PARTITION_MODE(default value) \
952 0 = AMDGPU_SPX_PARTITION_MODE, \
953 1 = AMDGPU_DPX_PARTITION_MODE, \
954 2 = AMDGPU_TPX_PARTITION_MODE, \
955 3 = AMDGPU_QPX_PARTITION_MODE, \
956 4 = AMDGPU_CPX_PARTITION_MODE)");
957 module_param_named(user_partt_mode, amdgpu_user_partt_mode, uint, 0444);
961 * DOC: enforce_isolation (bool)
962 * enforce process isolation between graphics and compute via using the same reserved vmid.
964 module_param(enforce_isolation, bool, 0444);
965 MODULE_PARM_DESC(enforce_isolation, "enforce process isolation between graphics and compute . enforce_isolation = on");
967 /* These devices are not supported by amdgpu.
968 * They are supported by the mach64, r128, radeon drivers
970 static const u16 amdgpu_unsupported_pciidlist[] = {
1595 /* radeon secondary ids */
1679 static const struct pci_device_id pciidlist[] = {
1680 #ifdef CONFIG_DRM_AMDGPU_SI
1681 {0x1002, 0x6780, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1682 {0x1002, 0x6784, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1683 {0x1002, 0x6788, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1684 {0x1002, 0x678A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1685 {0x1002, 0x6790, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1686 {0x1002, 0x6791, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1687 {0x1002, 0x6792, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1688 {0x1002, 0x6798, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1689 {0x1002, 0x6799, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1690 {0x1002, 0x679A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1691 {0x1002, 0x679B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1692 {0x1002, 0x679E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1693 {0x1002, 0x679F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TAHITI},
1694 {0x1002, 0x6800, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY},
1695 {0x1002, 0x6801, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY},
1696 {0x1002, 0x6802, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN|AMD_IS_MOBILITY},
1697 {0x1002, 0x6806, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1698 {0x1002, 0x6808, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1699 {0x1002, 0x6809, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1700 {0x1002, 0x6810, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1701 {0x1002, 0x6811, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1702 {0x1002, 0x6816, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1703 {0x1002, 0x6817, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1704 {0x1002, 0x6818, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1705 {0x1002, 0x6819, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_PITCAIRN},
1706 {0x1002, 0x6600, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1707 {0x1002, 0x6601, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1708 {0x1002, 0x6602, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1709 {0x1002, 0x6603, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1710 {0x1002, 0x6604, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1711 {0x1002, 0x6605, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1712 {0x1002, 0x6606, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1713 {0x1002, 0x6607, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1714 {0x1002, 0x6608, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},
1715 {0x1002, 0x6610, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},
1716 {0x1002, 0x6611, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},
1717 {0x1002, 0x6613, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},
1718 {0x1002, 0x6617, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1719 {0x1002, 0x6620, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1720 {0x1002, 0x6621, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1721 {0x1002, 0x6623, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND|AMD_IS_MOBILITY},
1722 {0x1002, 0x6631, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_OLAND},
1723 {0x1002, 0x6820, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1724 {0x1002, 0x6821, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1725 {0x1002, 0x6822, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1726 {0x1002, 0x6823, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1727 {0x1002, 0x6824, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1728 {0x1002, 0x6825, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1729 {0x1002, 0x6826, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1730 {0x1002, 0x6827, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1731 {0x1002, 0x6828, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1732 {0x1002, 0x6829, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1733 {0x1002, 0x682A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1734 {0x1002, 0x682B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1735 {0x1002, 0x682C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1736 {0x1002, 0x682D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1737 {0x1002, 0x682F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1738 {0x1002, 0x6830, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1739 {0x1002, 0x6831, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE|AMD_IS_MOBILITY},
1740 {0x1002, 0x6835, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1741 {0x1002, 0x6837, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1742 {0x1002, 0x6838, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1743 {0x1002, 0x6839, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1744 {0x1002, 0x683B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1745 {0x1002, 0x683D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1746 {0x1002, 0x683F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VERDE},
1747 {0x1002, 0x6660, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},
1748 {0x1002, 0x6663, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},
1749 {0x1002, 0x6664, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},
1750 {0x1002, 0x6665, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},
1751 {0x1002, 0x6667, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},
1752 {0x1002, 0x666F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAINAN|AMD_IS_MOBILITY},
1754 #ifdef CONFIG_DRM_AMDGPU_CIK
1756 {0x1002, 0x1304, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1757 {0x1002, 0x1305, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1758 {0x1002, 0x1306, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1759 {0x1002, 0x1307, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1760 {0x1002, 0x1309, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1761 {0x1002, 0x130A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1762 {0x1002, 0x130B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1763 {0x1002, 0x130C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1764 {0x1002, 0x130D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1765 {0x1002, 0x130E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1766 {0x1002, 0x130F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1767 {0x1002, 0x1310, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1768 {0x1002, 0x1311, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1769 {0x1002, 0x1312, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1770 {0x1002, 0x1313, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1771 {0x1002, 0x1315, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1772 {0x1002, 0x1316, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1773 {0x1002, 0x1317, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1774 {0x1002, 0x1318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_MOBILITY|AMD_IS_APU},
1775 {0x1002, 0x131B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1776 {0x1002, 0x131C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1777 {0x1002, 0x131D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KAVERI|AMD_IS_APU},
1779 {0x1002, 0x6640, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},
1780 {0x1002, 0x6641, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},
1781 {0x1002, 0x6646, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},
1782 {0x1002, 0x6647, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE|AMD_IS_MOBILITY},
1783 {0x1002, 0x6649, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},
1784 {0x1002, 0x6650, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},
1785 {0x1002, 0x6651, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},
1786 {0x1002, 0x6658, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},
1787 {0x1002, 0x665c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},
1788 {0x1002, 0x665d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},
1789 {0x1002, 0x665f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BONAIRE},
1791 {0x1002, 0x67A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1792 {0x1002, 0x67A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1793 {0x1002, 0x67A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1794 {0x1002, 0x67A8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1795 {0x1002, 0x67A9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1796 {0x1002, 0x67AA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1797 {0x1002, 0x67B0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1798 {0x1002, 0x67B1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1799 {0x1002, 0x67B8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1800 {0x1002, 0x67B9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1801 {0x1002, 0x67BA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1802 {0x1002, 0x67BE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_HAWAII},
1804 {0x1002, 0x9830, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},
1805 {0x1002, 0x9831, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1806 {0x1002, 0x9832, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},
1807 {0x1002, 0x9833, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1808 {0x1002, 0x9834, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},
1809 {0x1002, 0x9835, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1810 {0x1002, 0x9836, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},
1811 {0x1002, 0x9837, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1812 {0x1002, 0x9838, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},
1813 {0x1002, 0x9839, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},
1814 {0x1002, 0x983a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1815 {0x1002, 0x983b, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_MOBILITY|AMD_IS_APU},
1816 {0x1002, 0x983c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1817 {0x1002, 0x983d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1818 {0x1002, 0x983e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1819 {0x1002, 0x983f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_KABINI|AMD_IS_APU},
1821 {0x1002, 0x9850, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1822 {0x1002, 0x9851, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1823 {0x1002, 0x9852, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1824 {0x1002, 0x9853, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1825 {0x1002, 0x9854, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1826 {0x1002, 0x9855, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1827 {0x1002, 0x9856, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1828 {0x1002, 0x9857, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1829 {0x1002, 0x9858, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1830 {0x1002, 0x9859, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1831 {0x1002, 0x985A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1832 {0x1002, 0x985B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1833 {0x1002, 0x985C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1834 {0x1002, 0x985D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1835 {0x1002, 0x985E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1836 {0x1002, 0x985F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_MULLINS|AMD_IS_MOBILITY|AMD_IS_APU},
1839 {0x1002, 0x6900, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},
1840 {0x1002, 0x6901, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},
1841 {0x1002, 0x6902, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},
1842 {0x1002, 0x6903, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},
1843 {0x1002, 0x6907, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TOPAZ},
1845 {0x1002, 0x6920, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1846 {0x1002, 0x6921, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1847 {0x1002, 0x6928, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1848 {0x1002, 0x6929, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1849 {0x1002, 0x692B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1850 {0x1002, 0x692F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1851 {0x1002, 0x6930, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1852 {0x1002, 0x6938, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1853 {0x1002, 0x6939, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_TONGA},
1855 {0x1002, 0x7300, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_FIJI},
1856 {0x1002, 0x730F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_FIJI},
1858 {0x1002, 0x9870, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},
1859 {0x1002, 0x9874, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},
1860 {0x1002, 0x9875, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},
1861 {0x1002, 0x9876, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},
1862 {0x1002, 0x9877, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CARRIZO|AMD_IS_APU},
1864 {0x1002, 0x98E4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_STONEY|AMD_IS_APU},
1866 {0x1002, 0x67E0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1867 {0x1002, 0x67E3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1868 {0x1002, 0x67E8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1869 {0x1002, 0x67EB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1870 {0x1002, 0x67EF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1871 {0x1002, 0x67FF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1872 {0x1002, 0x67E1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1873 {0x1002, 0x67E7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1874 {0x1002, 0x67E9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS11},
1876 {0x1002, 0x67C0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1877 {0x1002, 0x67C1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1878 {0x1002, 0x67C2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1879 {0x1002, 0x67C4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1880 {0x1002, 0x67C7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1881 {0x1002, 0x67D0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1882 {0x1002, 0x67DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1883 {0x1002, 0x67C8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1884 {0x1002, 0x67C9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1885 {0x1002, 0x67CA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1886 {0x1002, 0x67CC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1887 {0x1002, 0x67CF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1888 {0x1002, 0x6FDF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS10},
1890 {0x1002, 0x6980, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1891 {0x1002, 0x6981, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1892 {0x1002, 0x6985, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1893 {0x1002, 0x6986, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1894 {0x1002, 0x6987, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1895 {0x1002, 0x6995, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1896 {0x1002, 0x6997, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1897 {0x1002, 0x699F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_POLARIS12},
1899 {0x1002, 0x694C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGAM},
1900 {0x1002, 0x694E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGAM},
1901 {0x1002, 0x694F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGAM},
1903 {0x1002, 0x6860, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1904 {0x1002, 0x6861, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1905 {0x1002, 0x6862, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1906 {0x1002, 0x6863, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1907 {0x1002, 0x6864, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1908 {0x1002, 0x6867, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1909 {0x1002, 0x6868, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1910 {0x1002, 0x6869, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1911 {0x1002, 0x686a, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1912 {0x1002, 0x686b, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1913 {0x1002, 0x686c, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1914 {0x1002, 0x686d, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1915 {0x1002, 0x686e, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1916 {0x1002, 0x686f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1917 {0x1002, 0x687f, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA10},
1919 {0x1002, 0x69A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},
1920 {0x1002, 0x69A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},
1921 {0x1002, 0x69A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},
1922 {0x1002, 0x69A3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},
1923 {0x1002, 0x69AF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA12},
1925 {0x1002, 0x66A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},
1926 {0x1002, 0x66A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},
1927 {0x1002, 0x66A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},
1928 {0x1002, 0x66A3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},
1929 {0x1002, 0x66A4, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},
1930 {0x1002, 0x66A7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},
1931 {0x1002, 0x66AF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_VEGA20},
1933 {0x1002, 0x15dd, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RAVEN|AMD_IS_APU},
1934 {0x1002, 0x15d8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RAVEN|AMD_IS_APU},
1936 {0x1002, 0x738C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},
1937 {0x1002, 0x7388, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},
1938 {0x1002, 0x738E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},
1939 {0x1002, 0x7390, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ARCTURUS},
1941 {0x1002, 0x7310, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1942 {0x1002, 0x7312, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1943 {0x1002, 0x7318, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1944 {0x1002, 0x7319, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1945 {0x1002, 0x731A, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1946 {0x1002, 0x731B, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1947 {0x1002, 0x731E, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1948 {0x1002, 0x731F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI10},
1950 {0x1002, 0x7340, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},
1951 {0x1002, 0x7341, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},
1952 {0x1002, 0x7347, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},
1953 {0x1002, 0x734F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI14},
1956 {0x1002, 0x15E7, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},
1957 {0x1002, 0x1636, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},
1958 {0x1002, 0x1638, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},
1959 {0x1002, 0x164C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_RENOIR|AMD_IS_APU},
1962 {0x1002, 0x7360, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI12},
1963 {0x1002, 0x7362, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVI12},
1965 /* Sienna_Cichlid */
1966 {0x1002, 0x73A0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1967 {0x1002, 0x73A1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1968 {0x1002, 0x73A2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1969 {0x1002, 0x73A3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1970 {0x1002, 0x73A5, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1971 {0x1002, 0x73A8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1972 {0x1002, 0x73A9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1973 {0x1002, 0x73AB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1974 {0x1002, 0x73AC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1975 {0x1002, 0x73AD, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1976 {0x1002, 0x73AE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1977 {0x1002, 0x73AF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1978 {0x1002, 0x73BF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_SIENNA_CICHLID},
1981 {0x1002, 0x164D, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_YELLOW_CARP|AMD_IS_APU},
1982 {0x1002, 0x1681, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_YELLOW_CARP|AMD_IS_APU},
1985 {0x1002, 0x73C0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1986 {0x1002, 0x73C1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1987 {0x1002, 0x73C3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1988 {0x1002, 0x73DA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1989 {0x1002, 0x73DB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1990 {0x1002, 0x73DC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1991 {0x1002, 0x73DD, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1992 {0x1002, 0x73DE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1993 {0x1002, 0x73DF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_NAVY_FLOUNDER},
1995 /* DIMGREY_CAVEFISH */
1996 {0x1002, 0x73E0, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
1997 {0x1002, 0x73E1, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
1998 {0x1002, 0x73E2, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
1999 {0x1002, 0x73E3, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2000 {0x1002, 0x73E8, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2001 {0x1002, 0x73E9, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2002 {0x1002, 0x73EA, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2003 {0x1002, 0x73EB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2004 {0x1002, 0x73EC, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2005 {0x1002, 0x73ED, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2006 {0x1002, 0x73EF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2007 {0x1002, 0x73FF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_DIMGREY_CAVEFISH},
2010 {0x1002, 0x7408, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},
2011 {0x1002, 0x740C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},
2012 {0x1002, 0x740F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},
2013 {0x1002, 0x7410, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_ALDEBARAN},
2015 /* CYAN_SKILLFISH */
2016 {0x1002, 0x13FE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CYAN_SKILLFISH|AMD_IS_APU},
2017 {0x1002, 0x143F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_CYAN_SKILLFISH|AMD_IS_APU},
2020 {0x1002, 0x7420, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},
2021 {0x1002, 0x7421, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},
2022 {0x1002, 0x7422, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},
2023 {0x1002, 0x7423, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},
2024 {0x1002, 0x7424, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},
2025 {0x1002, 0x743F, PCI_ANY_ID, PCI_ANY_ID, 0, 0, CHIP_BEIGE_GOBY},
2027 { PCI_DEVICE(0x1002, PCI_ANY_ID),
2028 .class = PCI_CLASS_DISPLAY_VGA << 8,
2029 .class_mask = 0xffffff,
2030 .driver_data = CHIP_IP_DISCOVERY },
2032 { PCI_DEVICE(0x1002, PCI_ANY_ID),
2033 .class = PCI_CLASS_DISPLAY_OTHER << 8,
2034 .class_mask = 0xffffff,
2035 .driver_data = CHIP_IP_DISCOVERY },
2037 { PCI_DEVICE(0x1002, PCI_ANY_ID),
2038 .class = PCI_CLASS_ACCELERATOR_PROCESSING << 8,
2039 .class_mask = 0xffffff,
2040 .driver_data = CHIP_IP_DISCOVERY },
2045 MODULE_DEVICE_TABLE(pci, pciidlist);
2047 static const struct drm_driver amdgpu_kms_driver;
2049 static void amdgpu_get_secondary_funcs(struct amdgpu_device *adev)
2051 struct pci_dev *p = NULL;
2059 for (i = 1; i < 4; i++) {
2060 p = pci_get_domain_bus_and_slot(pci_domain_nr(adev->pdev->bus),
2061 adev->pdev->bus->number, i);
2063 pm_runtime_get_sync(&p->dev);
2064 pm_runtime_mark_last_busy(&p->dev);
2065 pm_runtime_put_autosuspend(&p->dev);
2071 static int amdgpu_pci_probe(struct pci_dev *pdev,
2072 const struct pci_device_id *ent)
2074 struct drm_device *ddev;
2075 struct amdgpu_device *adev;
2076 unsigned long flags = ent->driver_data;
2077 int ret, retry = 0, i;
2078 bool supports_atomic = false;
2080 /* skip devices which are owned by radeon */
2081 for (i = 0; i < ARRAY_SIZE(amdgpu_unsupported_pciidlist); i++) {
2082 if (amdgpu_unsupported_pciidlist[i] == pdev->device)
2086 if (amdgpu_aspm == -1 && !pcie_aspm_enabled(pdev))
2089 if (amdgpu_virtual_display ||
2090 amdgpu_device_asic_has_dc_support(flags & AMD_ASIC_MASK))
2091 supports_atomic = true;
2093 if ((flags & AMD_EXP_HW_SUPPORT) && !amdgpu_exp_hw_support) {
2094 DRM_INFO("This hardware requires experimental hardware support.\n"
2095 "See modparam exp_hw_support\n");
2098 /* differentiate between P10 and P11 asics with the same DID */
2099 if (pdev->device == 0x67FF &&
2100 (pdev->revision == 0xE3 ||
2101 pdev->revision == 0xE7 ||
2102 pdev->revision == 0xF3 ||
2103 pdev->revision == 0xF7)) {
2104 flags &= ~AMD_ASIC_MASK;
2105 flags |= CHIP_POLARIS10;
2108 /* Due to hardware bugs, S/G Display on raven requires a 1:1 IOMMU mapping,
2109 * however, SME requires an indirect IOMMU mapping because the encryption
2110 * bit is beyond the DMA mask of the chip.
2112 if (cc_platform_has(CC_ATTR_MEM_ENCRYPT) &&
2113 ((flags & AMD_ASIC_MASK) == CHIP_RAVEN)) {
2114 dev_info(&pdev->dev,
2115 "SME is not compatible with RAVEN\n");
2119 #ifdef CONFIG_DRM_AMDGPU_SI
2120 if (!amdgpu_si_support) {
2121 switch (flags & AMD_ASIC_MASK) {
2127 dev_info(&pdev->dev,
2128 "SI support provided by radeon.\n");
2129 dev_info(&pdev->dev,
2130 "Use radeon.si_support=0 amdgpu.si_support=1 to override.\n"
2136 #ifdef CONFIG_DRM_AMDGPU_CIK
2137 if (!amdgpu_cik_support) {
2138 switch (flags & AMD_ASIC_MASK) {
2144 dev_info(&pdev->dev,
2145 "CIK support provided by radeon.\n");
2146 dev_info(&pdev->dev,
2147 "Use radeon.cik_support=0 amdgpu.cik_support=1 to override.\n"
2154 adev = devm_drm_dev_alloc(&pdev->dev, &amdgpu_kms_driver, typeof(*adev), ddev);
2156 return PTR_ERR(adev);
2158 adev->dev = &pdev->dev;
2160 ddev = adev_to_drm(adev);
2162 if (!supports_atomic)
2163 ddev->driver_features &= ~DRIVER_ATOMIC;
2165 ret = pci_enable_device(pdev);
2169 pci_set_drvdata(pdev, ddev);
2171 ret = amdgpu_driver_load_kms(adev, flags);
2176 ret = drm_dev_register(ddev, flags);
2177 if (ret == -EAGAIN && ++retry <= 3) {
2178 DRM_INFO("retry init %d\n", retry);
2179 /* Don't request EX mode too frequently which is attacking */
2186 ret = amdgpu_xcp_dev_register(adev, ent);
2191 * 1. don't init fbdev on hw without DCE
2192 * 2. don't init fbdev if there are no connectors
2194 if (adev->mode_info.mode_config_initialized &&
2195 !list_empty(&adev_to_drm(adev)->mode_config.connector_list)) {
2196 /* select 8 bpp console on low vram cards */
2197 if (adev->gmc.real_vram_size <= (32*1024*1024))
2198 drm_fbdev_generic_setup(adev_to_drm(adev), 8);
2200 drm_fbdev_generic_setup(adev_to_drm(adev), 32);
2203 ret = amdgpu_debugfs_init(adev);
2205 DRM_ERROR("Creating debugfs files failed (%d).\n", ret);
2207 if (adev->pm.rpm_mode != AMDGPU_RUNPM_NONE) {
2208 /* only need to skip on ATPX */
2209 if (amdgpu_device_supports_px(ddev))
2210 dev_pm_set_driver_flags(ddev->dev, DPM_FLAG_NO_DIRECT_COMPLETE);
2211 /* we want direct complete for BOCO */
2212 if (amdgpu_device_supports_boco(ddev))
2213 dev_pm_set_driver_flags(ddev->dev, DPM_FLAG_SMART_PREPARE |
2214 DPM_FLAG_SMART_SUSPEND |
2215 DPM_FLAG_MAY_SKIP_RESUME);
2216 pm_runtime_use_autosuspend(ddev->dev);
2217 pm_runtime_set_autosuspend_delay(ddev->dev, 5000);
2219 pm_runtime_allow(ddev->dev);
2221 pm_runtime_mark_last_busy(ddev->dev);
2222 pm_runtime_put_autosuspend(ddev->dev);
2225 * For runpm implemented via BACO, PMFW will handle the
2226 * timing for BACO in and out:
2227 * - put ASIC into BACO state only when both video and
2228 * audio functions are in D3 state.
2229 * - pull ASIC out of BACO state when either video or
2230 * audio function is in D0 state.
2231 * Also, at startup, PMFW assumes both functions are in
2234 * So if snd driver was loaded prior to amdgpu driver
2235 * and audio function was put into D3 state, there will
2236 * be no PMFW-aware D-state transition(D0->D3) on runpm
2237 * suspend. Thus the BACO will be not correctly kicked in.
2239 * Via amdgpu_get_secondary_funcs(), the audio dev is put
2240 * into D0 state. Then there will be a PMFW-aware D-state
2241 * transition(D0->D3) on runpm suspend.
2243 if (amdgpu_device_supports_baco(ddev) &&
2244 !(adev->flags & AMD_IS_APU) &&
2245 (adev->asic_type >= CHIP_NAVI10))
2246 amdgpu_get_secondary_funcs(adev);
2252 pci_disable_device(pdev);
2257 amdgpu_pci_remove(struct pci_dev *pdev)
2259 struct drm_device *dev = pci_get_drvdata(pdev);
2260 struct amdgpu_device *adev = drm_to_adev(dev);
2262 amdgpu_xcp_dev_unplug(adev);
2263 drm_dev_unplug(dev);
2265 if (adev->pm.rpm_mode != AMDGPU_RUNPM_NONE) {
2266 pm_runtime_get_sync(dev->dev);
2267 pm_runtime_forbid(dev->dev);
2270 if (adev->ip_versions[MP1_HWIP][0] == IP_VERSION(13, 0, 2) &&
2271 !amdgpu_sriov_vf(adev)) {
2272 bool need_to_reset_gpu = false;
2274 if (adev->gmc.xgmi.num_physical_nodes > 1) {
2275 struct amdgpu_hive_info *hive;
2277 hive = amdgpu_get_xgmi_hive(adev);
2278 if (hive->device_remove_count == 0)
2279 need_to_reset_gpu = true;
2280 hive->device_remove_count++;
2281 amdgpu_put_xgmi_hive(hive);
2283 need_to_reset_gpu = true;
2286 /* Workaround for ASICs need to reset SMU.
2287 * Called only when the first device is removed.
2289 if (need_to_reset_gpu) {
2290 struct amdgpu_reset_context reset_context;
2292 adev->shutdown = true;
2293 memset(&reset_context, 0, sizeof(reset_context));
2294 reset_context.method = AMD_RESET_METHOD_NONE;
2295 reset_context.reset_req_dev = adev;
2296 set_bit(AMDGPU_NEED_FULL_RESET, &reset_context.flags);
2297 set_bit(AMDGPU_RESET_FOR_DEVICE_REMOVE, &reset_context.flags);
2298 amdgpu_device_gpu_recover(adev, NULL, &reset_context);
2302 amdgpu_driver_unload_kms(dev);
2305 * Flush any in flight DMA operations from device.
2306 * Clear the Bus Master Enable bit and then wait on the PCIe Device
2307 * StatusTransactions Pending bit.
2309 pci_disable_device(pdev);
2310 pci_wait_for_pending_transaction(pdev);
2314 amdgpu_pci_shutdown(struct pci_dev *pdev)
2316 struct drm_device *dev = pci_get_drvdata(pdev);
2317 struct amdgpu_device *adev = drm_to_adev(dev);
2319 if (amdgpu_ras_intr_triggered())
2322 /* if we are running in a VM, make sure the device
2323 * torn down properly on reboot/shutdown.
2324 * unfortunately we can't detect certain
2325 * hypervisors so just do this all the time.
2327 if (!amdgpu_passthrough(adev))
2328 adev->mp1_state = PP_MP1_STATE_UNLOAD;
2329 amdgpu_device_ip_suspend(adev);
2330 adev->mp1_state = PP_MP1_STATE_NONE;
2334 * amdgpu_drv_delayed_reset_work_handler - work handler for reset
2336 * @work: work_struct.
2338 static void amdgpu_drv_delayed_reset_work_handler(struct work_struct *work)
2340 struct list_head device_list;
2341 struct amdgpu_device *adev;
2343 struct amdgpu_reset_context reset_context;
2345 memset(&reset_context, 0, sizeof(reset_context));
2347 mutex_lock(&mgpu_info.mutex);
2348 if (mgpu_info.pending_reset == true) {
2349 mutex_unlock(&mgpu_info.mutex);
2352 mgpu_info.pending_reset = true;
2353 mutex_unlock(&mgpu_info.mutex);
2355 /* Use a common context, just need to make sure full reset is done */
2356 reset_context.method = AMD_RESET_METHOD_NONE;
2357 set_bit(AMDGPU_NEED_FULL_RESET, &reset_context.flags);
2359 for (i = 0; i < mgpu_info.num_dgpu; i++) {
2360 adev = mgpu_info.gpu_ins[i].adev;
2361 reset_context.reset_req_dev = adev;
2362 r = amdgpu_device_pre_asic_reset(adev, &reset_context);
2364 dev_err(adev->dev, "GPU pre asic reset failed with err, %d for drm dev, %s ",
2365 r, adev_to_drm(adev)->unique);
2367 if (!queue_work(system_unbound_wq, &adev->xgmi_reset_work))
2370 for (i = 0; i < mgpu_info.num_dgpu; i++) {
2371 adev = mgpu_info.gpu_ins[i].adev;
2372 flush_work(&adev->xgmi_reset_work);
2373 adev->gmc.xgmi.pending_reset = false;
2376 /* reset function will rebuild the xgmi hive info , clear it now */
2377 for (i = 0; i < mgpu_info.num_dgpu; i++)
2378 amdgpu_xgmi_remove_device(mgpu_info.gpu_ins[i].adev);
2380 INIT_LIST_HEAD(&device_list);
2382 for (i = 0; i < mgpu_info.num_dgpu; i++)
2383 list_add_tail(&mgpu_info.gpu_ins[i].adev->reset_list, &device_list);
2385 /* unregister the GPU first, reset function will add them back */
2386 list_for_each_entry(adev, &device_list, reset_list)
2387 amdgpu_unregister_gpu_instance(adev);
2389 /* Use a common context, just need to make sure full reset is done */
2390 set_bit(AMDGPU_SKIP_HW_RESET, &reset_context.flags);
2391 r = amdgpu_do_asic_reset(&device_list, &reset_context);
2394 DRM_ERROR("reinit gpus failure");
2397 for (i = 0; i < mgpu_info.num_dgpu; i++) {
2398 adev = mgpu_info.gpu_ins[i].adev;
2399 if (!adev->kfd.init_complete)
2400 amdgpu_amdkfd_device_init(adev);
2401 amdgpu_ttm_set_buffer_funcs_status(adev, true);
2405 static int amdgpu_pmops_prepare(struct device *dev)
2407 struct drm_device *drm_dev = dev_get_drvdata(dev);
2408 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2410 /* Return a positive number here so
2411 * DPM_FLAG_SMART_SUSPEND works properly
2413 if (amdgpu_device_supports_boco(drm_dev))
2414 return pm_runtime_suspended(dev);
2416 /* if we will not support s3 or s2i for the device
2419 if (!amdgpu_acpi_is_s0ix_active(adev) &&
2420 !amdgpu_acpi_is_s3_active(adev))
2426 static void amdgpu_pmops_complete(struct device *dev)
2431 static int amdgpu_pmops_suspend(struct device *dev)
2433 struct drm_device *drm_dev = dev_get_drvdata(dev);
2434 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2436 if (amdgpu_acpi_is_s0ix_active(adev))
2437 adev->in_s0ix = true;
2438 else if (amdgpu_acpi_is_s3_active(adev))
2440 if (!adev->in_s0ix && !adev->in_s3)
2442 return amdgpu_device_suspend(drm_dev, true);
2445 static int amdgpu_pmops_suspend_noirq(struct device *dev)
2447 struct drm_device *drm_dev = dev_get_drvdata(dev);
2448 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2450 if (amdgpu_acpi_should_gpu_reset(adev))
2451 return amdgpu_asic_reset(adev);
2456 static int amdgpu_pmops_resume(struct device *dev)
2458 struct drm_device *drm_dev = dev_get_drvdata(dev);
2459 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2462 if (!adev->in_s0ix && !adev->in_s3)
2465 /* Avoids registers access if device is physically gone */
2466 if (!pci_device_is_present(adev->pdev))
2467 adev->no_hw_access = true;
2469 r = amdgpu_device_resume(drm_dev, true);
2470 if (amdgpu_acpi_is_s0ix_active(adev))
2471 adev->in_s0ix = false;
2473 adev->in_s3 = false;
2477 static int amdgpu_pmops_freeze(struct device *dev)
2479 struct drm_device *drm_dev = dev_get_drvdata(dev);
2480 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2484 r = amdgpu_device_suspend(drm_dev, true);
2485 adev->in_s4 = false;
2489 if (amdgpu_acpi_should_gpu_reset(adev))
2490 return amdgpu_asic_reset(adev);
2494 static int amdgpu_pmops_thaw(struct device *dev)
2496 struct drm_device *drm_dev = dev_get_drvdata(dev);
2498 return amdgpu_device_resume(drm_dev, true);
2501 static int amdgpu_pmops_poweroff(struct device *dev)
2503 struct drm_device *drm_dev = dev_get_drvdata(dev);
2505 return amdgpu_device_suspend(drm_dev, true);
2508 static int amdgpu_pmops_restore(struct device *dev)
2510 struct drm_device *drm_dev = dev_get_drvdata(dev);
2512 return amdgpu_device_resume(drm_dev, true);
2515 static int amdgpu_runtime_idle_check_display(struct device *dev)
2517 struct pci_dev *pdev = to_pci_dev(dev);
2518 struct drm_device *drm_dev = pci_get_drvdata(pdev);
2519 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2521 if (adev->mode_info.num_crtc) {
2522 struct drm_connector *list_connector;
2523 struct drm_connector_list_iter iter;
2526 /* XXX: Return busy if any displays are connected to avoid
2527 * possible display wakeups after runtime resume due to
2528 * hotplug events in case any displays were connected while
2529 * the GPU was in suspend. Remove this once that is fixed.
2531 mutex_lock(&drm_dev->mode_config.mutex);
2532 drm_connector_list_iter_begin(drm_dev, &iter);
2533 drm_for_each_connector_iter(list_connector, &iter) {
2534 if (list_connector->status == connector_status_connected) {
2539 drm_connector_list_iter_end(&iter);
2540 mutex_unlock(&drm_dev->mode_config.mutex);
2545 if (adev->dc_enabled) {
2546 struct drm_crtc *crtc;
2548 drm_for_each_crtc(crtc, drm_dev) {
2549 drm_modeset_lock(&crtc->mutex, NULL);
2550 if (crtc->state->active)
2552 drm_modeset_unlock(&crtc->mutex);
2557 mutex_lock(&drm_dev->mode_config.mutex);
2558 drm_modeset_lock(&drm_dev->mode_config.connection_mutex, NULL);
2560 drm_connector_list_iter_begin(drm_dev, &iter);
2561 drm_for_each_connector_iter(list_connector, &iter) {
2562 if (list_connector->dpms == DRM_MODE_DPMS_ON) {
2568 drm_connector_list_iter_end(&iter);
2570 drm_modeset_unlock(&drm_dev->mode_config.connection_mutex);
2571 mutex_unlock(&drm_dev->mode_config.mutex);
2580 static int amdgpu_pmops_runtime_suspend(struct device *dev)
2582 struct pci_dev *pdev = to_pci_dev(dev);
2583 struct drm_device *drm_dev = pci_get_drvdata(pdev);
2584 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2587 if (adev->pm.rpm_mode == AMDGPU_RUNPM_NONE) {
2588 pm_runtime_forbid(dev);
2592 ret = amdgpu_runtime_idle_check_display(dev);
2596 /* wait for all rings to drain before suspending */
2597 for (i = 0; i < AMDGPU_MAX_RINGS; i++) {
2598 struct amdgpu_ring *ring = adev->rings[i];
2600 if (ring && ring->sched.ready) {
2601 ret = amdgpu_fence_wait_empty(ring);
2607 adev->in_runpm = true;
2608 if (amdgpu_device_supports_px(drm_dev))
2609 drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
2612 * By setting mp1_state as PP_MP1_STATE_UNLOAD, MP1 will do some
2613 * proper cleanups and put itself into a state ready for PNP. That
2614 * can address some random resuming failure observed on BOCO capable
2616 * TODO: this may be also needed for PX capable platform.
2618 if (amdgpu_device_supports_boco(drm_dev))
2619 adev->mp1_state = PP_MP1_STATE_UNLOAD;
2621 ret = amdgpu_device_suspend(drm_dev, false);
2623 adev->in_runpm = false;
2624 if (amdgpu_device_supports_boco(drm_dev))
2625 adev->mp1_state = PP_MP1_STATE_NONE;
2629 if (amdgpu_device_supports_boco(drm_dev))
2630 adev->mp1_state = PP_MP1_STATE_NONE;
2632 if (amdgpu_device_supports_px(drm_dev)) {
2633 /* Only need to handle PCI state in the driver for ATPX
2634 * PCI core handles it for _PR3.
2636 amdgpu_device_cache_pci_state(pdev);
2637 pci_disable_device(pdev);
2638 pci_ignore_hotplug(pdev);
2639 pci_set_power_state(pdev, PCI_D3cold);
2640 drm_dev->switch_power_state = DRM_SWITCH_POWER_DYNAMIC_OFF;
2641 } else if (amdgpu_device_supports_boco(drm_dev)) {
2643 } else if (amdgpu_device_supports_baco(drm_dev)) {
2644 amdgpu_device_baco_enter(drm_dev);
2647 dev_dbg(&pdev->dev, "asic/device is runtime suspended\n");
2652 static int amdgpu_pmops_runtime_resume(struct device *dev)
2654 struct pci_dev *pdev = to_pci_dev(dev);
2655 struct drm_device *drm_dev = pci_get_drvdata(pdev);
2656 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2659 if (adev->pm.rpm_mode == AMDGPU_RUNPM_NONE)
2662 /* Avoids registers access if device is physically gone */
2663 if (!pci_device_is_present(adev->pdev))
2664 adev->no_hw_access = true;
2666 if (amdgpu_device_supports_px(drm_dev)) {
2667 drm_dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
2669 /* Only need to handle PCI state in the driver for ATPX
2670 * PCI core handles it for _PR3.
2672 pci_set_power_state(pdev, PCI_D0);
2673 amdgpu_device_load_pci_state(pdev);
2674 ret = pci_enable_device(pdev);
2677 pci_set_master(pdev);
2678 } else if (amdgpu_device_supports_boco(drm_dev)) {
2679 /* Only need to handle PCI state in the driver for ATPX
2680 * PCI core handles it for _PR3.
2682 pci_set_master(pdev);
2683 } else if (amdgpu_device_supports_baco(drm_dev)) {
2684 amdgpu_device_baco_exit(drm_dev);
2686 ret = amdgpu_device_resume(drm_dev, false);
2688 if (amdgpu_device_supports_px(drm_dev))
2689 pci_disable_device(pdev);
2693 if (amdgpu_device_supports_px(drm_dev))
2694 drm_dev->switch_power_state = DRM_SWITCH_POWER_ON;
2695 adev->in_runpm = false;
2699 static int amdgpu_pmops_runtime_idle(struct device *dev)
2701 struct drm_device *drm_dev = dev_get_drvdata(dev);
2702 struct amdgpu_device *adev = drm_to_adev(drm_dev);
2703 /* we don't want the main rpm_idle to call suspend - we want to autosuspend */
2706 if (adev->pm.rpm_mode == AMDGPU_RUNPM_NONE) {
2707 pm_runtime_forbid(dev);
2711 ret = amdgpu_runtime_idle_check_display(dev);
2713 pm_runtime_mark_last_busy(dev);
2714 pm_runtime_autosuspend(dev);
2718 long amdgpu_drm_ioctl(struct file *filp,
2719 unsigned int cmd, unsigned long arg)
2721 struct drm_file *file_priv = filp->private_data;
2722 struct drm_device *dev;
2725 dev = file_priv->minor->dev;
2726 ret = pm_runtime_get_sync(dev->dev);
2730 ret = drm_ioctl(filp, cmd, arg);
2732 pm_runtime_mark_last_busy(dev->dev);
2734 pm_runtime_put_autosuspend(dev->dev);
2738 static const struct dev_pm_ops amdgpu_pm_ops = {
2739 .prepare = amdgpu_pmops_prepare,
2740 .complete = amdgpu_pmops_complete,
2741 .suspend = amdgpu_pmops_suspend,
2742 .suspend_noirq = amdgpu_pmops_suspend_noirq,
2743 .resume = amdgpu_pmops_resume,
2744 .freeze = amdgpu_pmops_freeze,
2745 .thaw = amdgpu_pmops_thaw,
2746 .poweroff = amdgpu_pmops_poweroff,
2747 .restore = amdgpu_pmops_restore,
2748 .runtime_suspend = amdgpu_pmops_runtime_suspend,
2749 .runtime_resume = amdgpu_pmops_runtime_resume,
2750 .runtime_idle = amdgpu_pmops_runtime_idle,
2753 static int amdgpu_flush(struct file *f, fl_owner_t id)
2755 struct drm_file *file_priv = f->private_data;
2756 struct amdgpu_fpriv *fpriv = file_priv->driver_priv;
2757 long timeout = MAX_WAIT_SCHED_ENTITY_Q_EMPTY;
2759 timeout = amdgpu_ctx_mgr_entity_flush(&fpriv->ctx_mgr, timeout);
2760 timeout = amdgpu_vm_wait_idle(&fpriv->vm, timeout);
2762 return timeout >= 0 ? 0 : timeout;
2765 static const struct file_operations amdgpu_driver_kms_fops = {
2766 .owner = THIS_MODULE,
2768 .flush = amdgpu_flush,
2769 .release = drm_release,
2770 .unlocked_ioctl = amdgpu_drm_ioctl,
2771 .mmap = drm_gem_mmap,
2774 #ifdef CONFIG_COMPAT
2775 .compat_ioctl = amdgpu_kms_compat_ioctl,
2777 #ifdef CONFIG_PROC_FS
2778 .show_fdinfo = drm_show_fdinfo,
2782 int amdgpu_file_to_fpriv(struct file *filp, struct amdgpu_fpriv **fpriv)
2784 struct drm_file *file;
2789 if (filp->f_op != &amdgpu_driver_kms_fops)
2792 file = filp->private_data;
2793 *fpriv = file->driver_priv;
2797 const struct drm_ioctl_desc amdgpu_ioctls_kms[] = {
2798 DRM_IOCTL_DEF_DRV(AMDGPU_GEM_CREATE, amdgpu_gem_create_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2799 DRM_IOCTL_DEF_DRV(AMDGPU_CTX, amdgpu_ctx_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2800 DRM_IOCTL_DEF_DRV(AMDGPU_VM, amdgpu_vm_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2801 DRM_IOCTL_DEF_DRV(AMDGPU_SCHED, amdgpu_sched_ioctl, DRM_MASTER),
2802 DRM_IOCTL_DEF_DRV(AMDGPU_BO_LIST, amdgpu_bo_list_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2803 DRM_IOCTL_DEF_DRV(AMDGPU_FENCE_TO_HANDLE, amdgpu_cs_fence_to_handle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2805 DRM_IOCTL_DEF_DRV(AMDGPU_GEM_MMAP, amdgpu_gem_mmap_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2806 DRM_IOCTL_DEF_DRV(AMDGPU_GEM_WAIT_IDLE, amdgpu_gem_wait_idle_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2807 DRM_IOCTL_DEF_DRV(AMDGPU_CS, amdgpu_cs_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2808 DRM_IOCTL_DEF_DRV(AMDGPU_INFO, amdgpu_info_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2809 DRM_IOCTL_DEF_DRV(AMDGPU_WAIT_CS, amdgpu_cs_wait_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2810 DRM_IOCTL_DEF_DRV(AMDGPU_WAIT_FENCES, amdgpu_cs_wait_fences_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2811 DRM_IOCTL_DEF_DRV(AMDGPU_GEM_METADATA, amdgpu_gem_metadata_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2812 DRM_IOCTL_DEF_DRV(AMDGPU_GEM_VA, amdgpu_gem_va_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2813 DRM_IOCTL_DEF_DRV(AMDGPU_GEM_OP, amdgpu_gem_op_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2814 DRM_IOCTL_DEF_DRV(AMDGPU_GEM_USERPTR, amdgpu_gem_userptr_ioctl, DRM_AUTH|DRM_RENDER_ALLOW),
2817 static const struct drm_driver amdgpu_kms_driver = {
2821 DRIVER_RENDER | DRIVER_MODESET | DRIVER_SYNCOBJ |
2822 DRIVER_SYNCOBJ_TIMELINE,
2823 .open = amdgpu_driver_open_kms,
2824 .postclose = amdgpu_driver_postclose_kms,
2825 .lastclose = amdgpu_driver_lastclose_kms,
2826 .ioctls = amdgpu_ioctls_kms,
2827 .num_ioctls = ARRAY_SIZE(amdgpu_ioctls_kms),
2828 .dumb_create = amdgpu_mode_dumb_create,
2829 .dumb_map_offset = amdgpu_mode_dumb_mmap,
2830 .fops = &amdgpu_driver_kms_fops,
2831 .release = &amdgpu_driver_release_kms,
2832 #ifdef CONFIG_PROC_FS
2833 .show_fdinfo = amdgpu_show_fdinfo,
2836 .gem_prime_import = amdgpu_gem_prime_import,
2838 .name = DRIVER_NAME,
2839 .desc = DRIVER_DESC,
2840 .date = DRIVER_DATE,
2841 .major = KMS_DRIVER_MAJOR,
2842 .minor = KMS_DRIVER_MINOR,
2843 .patchlevel = KMS_DRIVER_PATCHLEVEL,
2846 const struct drm_driver amdgpu_partition_driver = {
2848 DRIVER_GEM | DRIVER_RENDER | DRIVER_SYNCOBJ |
2849 DRIVER_SYNCOBJ_TIMELINE,
2850 .open = amdgpu_driver_open_kms,
2851 .postclose = amdgpu_driver_postclose_kms,
2852 .lastclose = amdgpu_driver_lastclose_kms,
2853 .ioctls = amdgpu_ioctls_kms,
2854 .num_ioctls = ARRAY_SIZE(amdgpu_ioctls_kms),
2855 .dumb_create = amdgpu_mode_dumb_create,
2856 .dumb_map_offset = amdgpu_mode_dumb_mmap,
2857 .fops = &amdgpu_driver_kms_fops,
2858 .release = &amdgpu_driver_release_kms,
2860 .gem_prime_import = amdgpu_gem_prime_import,
2862 .name = DRIVER_NAME,
2863 .desc = DRIVER_DESC,
2864 .date = DRIVER_DATE,
2865 .major = KMS_DRIVER_MAJOR,
2866 .minor = KMS_DRIVER_MINOR,
2867 .patchlevel = KMS_DRIVER_PATCHLEVEL,
2870 static struct pci_error_handlers amdgpu_pci_err_handler = {
2871 .error_detected = amdgpu_pci_error_detected,
2872 .mmio_enabled = amdgpu_pci_mmio_enabled,
2873 .slot_reset = amdgpu_pci_slot_reset,
2874 .resume = amdgpu_pci_resume,
2877 static const struct attribute_group *amdgpu_sysfs_groups[] = {
2878 &amdgpu_vram_mgr_attr_group,
2879 &amdgpu_gtt_mgr_attr_group,
2880 &amdgpu_flash_attr_group,
2884 static struct pci_driver amdgpu_kms_pci_driver = {
2885 .name = DRIVER_NAME,
2886 .id_table = pciidlist,
2887 .probe = amdgpu_pci_probe,
2888 .remove = amdgpu_pci_remove,
2889 .shutdown = amdgpu_pci_shutdown,
2890 .driver.pm = &amdgpu_pm_ops,
2891 .err_handler = &amdgpu_pci_err_handler,
2892 .dev_groups = amdgpu_sysfs_groups,
2895 static int __init amdgpu_init(void)
2899 if (drm_firmware_drivers_only())
2902 r = amdgpu_sync_init();
2906 r = amdgpu_fence_slab_init();
2910 DRM_INFO("amdgpu kernel modesetting enabled.\n");
2911 amdgpu_register_atpx_handler();
2912 amdgpu_acpi_detect();
2914 /* Ignore KFD init failures. Normal when CONFIG_HSA_AMD is not set. */
2915 amdgpu_amdkfd_init();
2917 /* let modprobe override vga console setting */
2918 return pci_register_driver(&amdgpu_kms_pci_driver);
2927 static void __exit amdgpu_exit(void)
2929 amdgpu_amdkfd_fini();
2930 pci_unregister_driver(&amdgpu_kms_pci_driver);
2931 amdgpu_unregister_atpx_handler();
2932 amdgpu_acpi_release();
2934 amdgpu_fence_slab_fini();
2935 mmu_notifier_synchronize();
2936 amdgpu_xcp_drv_release();
2939 module_init(amdgpu_init);
2940 module_exit(amdgpu_exit);
2942 MODULE_AUTHOR(DRIVER_AUTHOR);
2943 MODULE_DESCRIPTION(DRIVER_DESC);
2944 MODULE_LICENSE("GPL and additional rights");
projects / platform / kernel / linux-rpi.git / blob