1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (c) 2019 MediaTek Inc.
4 * Author: James Liao <jamesjj.liao@mediatek.com>
5 * Fabien Parent <fparent@baylibre.com>
8 #include <linux/delay.h>
10 #include <linux/of_address.h>
11 #include <linux/slab.h>
12 #include <linux/mfd/syscon.h>
18 #include <dt-bindings/clock/mt8516-clk.h>
20 static DEFINE_SPINLOCK(mt8516_clk_lock);
22 static const struct mtk_fixed_clk fixed_clks[] __initconst = {
23 FIXED_CLK(CLK_TOP_CLK_NULL, "clk_null", NULL, 0),
24 FIXED_CLK(CLK_TOP_I2S_INFRA_BCK, "i2s_infra_bck", "clk_null", 26000000),
25 FIXED_CLK(CLK_TOP_MEMPLL, "mempll", "clk26m", 800000000),
28 static const struct mtk_fixed_factor top_divs[] __initconst = {
29 FACTOR(CLK_TOP_DMPLL, "dmpll_ck", "mempll", 1, 1),
30 FACTOR(CLK_TOP_MAINPLL_D2, "mainpll_d2", "mainpll", 1, 2),
31 FACTOR(CLK_TOP_MAINPLL_D4, "mainpll_d4", "mainpll", 1, 4),
32 FACTOR(CLK_TOP_MAINPLL_D8, "mainpll_d8", "mainpll", 1, 8),
33 FACTOR(CLK_TOP_MAINPLL_D16, "mainpll_d16", "mainpll", 1, 16),
34 FACTOR(CLK_TOP_MAINPLL_D11, "mainpll_d11", "mainpll", 1, 11),
35 FACTOR(CLK_TOP_MAINPLL_D22, "mainpll_d22", "mainpll", 1, 22),
36 FACTOR(CLK_TOP_MAINPLL_D3, "mainpll_d3", "mainpll", 1, 3),
37 FACTOR(CLK_TOP_MAINPLL_D6, "mainpll_d6", "mainpll", 1, 6),
38 FACTOR(CLK_TOP_MAINPLL_D12, "mainpll_d12", "mainpll", 1, 12),
39 FACTOR(CLK_TOP_MAINPLL_D5, "mainpll_d5", "mainpll", 1, 5),
40 FACTOR(CLK_TOP_MAINPLL_D10, "mainpll_d10", "mainpll", 1, 10),
41 FACTOR(CLK_TOP_MAINPLL_D20, "mainpll_d20", "mainpll", 1, 20),
42 FACTOR(CLK_TOP_MAINPLL_D40, "mainpll_d40", "mainpll", 1, 40),
43 FACTOR(CLK_TOP_MAINPLL_D7, "mainpll_d7", "mainpll", 1, 7),
44 FACTOR(CLK_TOP_MAINPLL_D14, "mainpll_d14", "mainpll", 1, 14),
45 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2),
46 FACTOR(CLK_TOP_UNIVPLL_D4, "univpll_d4", "univpll", 1, 4),
47 FACTOR(CLK_TOP_UNIVPLL_D8, "univpll_d8", "univpll", 1, 8),
48 FACTOR(CLK_TOP_UNIVPLL_D16, "univpll_d16", "univpll", 1, 16),
49 FACTOR(CLK_TOP_UNIVPLL_D3, "univpll_d3", "univpll", 1, 3),
50 FACTOR(CLK_TOP_UNIVPLL_D6, "univpll_d6", "univpll", 1, 6),
51 FACTOR(CLK_TOP_UNIVPLL_D12, "univpll_d12", "univpll", 1, 12),
52 FACTOR(CLK_TOP_UNIVPLL_D24, "univpll_d24", "univpll", 1, 24),
53 FACTOR(CLK_TOP_UNIVPLL_D5, "univpll_d5", "univpll", 1, 5),
54 FACTOR(CLK_TOP_UNIVPLL_D20, "univpll_d20", "univpll", 1, 20),
55 FACTOR(CLK_TOP_MMPLL380M, "mmpll380m", "mmpll", 1, 1),
56 FACTOR(CLK_TOP_MMPLL_D2, "mmpll_d2", "mmpll", 1, 2),
57 FACTOR(CLK_TOP_MMPLL_200M, "mmpll_200m", "mmpll", 1, 3),
58 FACTOR(CLK_TOP_USB_PHY48M, "usb_phy48m_ck", "univpll", 1, 26),
59 FACTOR(CLK_TOP_APLL1, "apll1_ck", "apll1", 1, 1),
60 FACTOR(CLK_TOP_APLL1_D2, "apll1_d2", "apll1_ck", 1, 2),
61 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "rg_apll1_d2_en", 1, 2),
62 FACTOR(CLK_TOP_APLL1_D8, "apll1_d8", "rg_apll1_d4_en", 1, 2),
63 FACTOR(CLK_TOP_APLL2, "apll2_ck", "apll2", 1, 1),
64 FACTOR(CLK_TOP_APLL2_D2, "apll2_d2", "apll2_ck", 1, 2),
65 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "rg_apll2_d2_en", 1, 2),
66 FACTOR(CLK_TOP_APLL2_D8, "apll2_d8", "rg_apll2_d4_en", 1, 2),
67 FACTOR(CLK_TOP_CLK26M, "clk26m_ck", "clk26m", 1, 1),
68 FACTOR(CLK_TOP_CLK26M_D2, "clk26m_d2", "clk26m", 1, 2),
69 FACTOR(CLK_TOP_AHB_INFRA_D2, "ahb_infra_d2", "ahb_infra_sel", 1, 2),
70 FACTOR(CLK_TOP_NFI1X, "nfi1x_ck", "nfi2x_pad_sel", 1, 2),
71 FACTOR(CLK_TOP_ETH_D2, "eth_d2_ck", "eth_sel", 1, 2),
74 static const char * const uart0_parents[] __initconst = {
79 static const char * const ahb_infra_parents[] __initconst = {
95 static const char * const msdc0_parents[] __initconst = {
106 static const char * const uart1_parents[] __initconst = {
111 static const char * const msdc1_parents[] __initconst = {
122 static const char * const pmicspi_parents[] __initconst = {
129 static const char * const qaxi_aud26m_parents[] __initconst = {
134 static const char * const aud_intbus_parents[] __initconst = {
142 static const char * const nfi2x_pad_parents[] __initconst = {
230 static const char * const nfi1x_pad_parents[] __initconst = {
235 static const char * const usb_78m_parents[] __initconst = {
243 static const char * const spinor_parents[] __initconst = {
254 static const char * const msdc2_parents[] __initconst = {
265 static const char * const eth_parents[] __initconst = {
273 static const char * const aud1_parents[] __initconst = {
278 static const char * const aud2_parents[] __initconst = {
283 static const char * const aud_engen1_parents[] __initconst = {
290 static const char * const aud_engen2_parents[] __initconst = {
297 static const char * const i2c_parents[] __initconst = {
304 static const char * const aud_i2s0_m_parents[] __initconst = {
309 static const char * const pwm_parents[] __initconst = {
314 static const char * const spi_parents[] __initconst = {
321 static const char * const aud_spdifin_parents[] __initconst = {
326 static const char * const uart2_parents[] __initconst = {
331 static const char * const bsi_parents[] __initconst = {
338 static const char * const dbg_atclk_parents[] __initconst = {
346 static const char * const csw_nfiecc_parents[] __initconst = {
354 static const char * const nfiecc_parents[] __initconst = {
362 static struct mtk_composite top_muxes[] __initdata = {
364 MUX(CLK_TOP_UART0_SEL, "uart0_sel", uart0_parents,
366 MUX(CLK_TOP_AHB_INFRA_SEL, "ahb_infra_sel", ahb_infra_parents,
368 MUX(CLK_TOP_MSDC0_SEL, "msdc0_sel", msdc0_parents,
370 MUX(CLK_TOP_UART1_SEL, "uart1_sel", uart1_parents,
372 MUX(CLK_TOP_MSDC1_SEL, "msdc1_sel", msdc1_parents,
374 MUX(CLK_TOP_PMICSPI_SEL, "pmicspi_sel", pmicspi_parents,
376 MUX(CLK_TOP_QAXI_AUD26M_SEL, "qaxi_aud26m_sel", qaxi_aud26m_parents,
378 MUX(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
381 MUX(CLK_TOP_NFI2X_PAD_SEL, "nfi2x_pad_sel", nfi2x_pad_parents,
383 MUX(CLK_TOP_NFI1X_PAD_SEL, "nfi1x_pad_sel", nfi1x_pad_parents,
385 MUX(CLK_TOP_USB_78M_SEL, "usb_78m_sel", usb_78m_parents,
388 MUX(CLK_TOP_SPINOR_SEL, "spinor_sel", spinor_parents,
390 MUX(CLK_TOP_MSDC2_SEL, "msdc2_sel", msdc2_parents,
392 MUX(CLK_TOP_ETH_SEL, "eth_sel", eth_parents,
394 MUX(CLK_TOP_AUD1_SEL, "aud1_sel", aud1_parents,
396 MUX(CLK_TOP_AUD2_SEL, "aud2_sel", aud2_parents,
398 MUX(CLK_TOP_AUD_ENGEN1_SEL, "aud_engen1_sel", aud_engen1_parents,
400 MUX(CLK_TOP_AUD_ENGEN2_SEL, "aud_engen2_sel", aud_engen2_parents,
402 MUX(CLK_TOP_I2C_SEL, "i2c_sel", i2c_parents,
405 MUX(CLK_TOP_AUD_I2S0_M_SEL, "aud_i2s0_m_sel", aud_i2s0_m_parents,
407 MUX(CLK_TOP_AUD_I2S1_M_SEL, "aud_i2s1_m_sel", aud_i2s0_m_parents,
409 MUX(CLK_TOP_AUD_I2S2_M_SEL, "aud_i2s2_m_sel", aud_i2s0_m_parents,
411 MUX(CLK_TOP_AUD_I2S3_M_SEL, "aud_i2s3_m_sel", aud_i2s0_m_parents,
413 MUX(CLK_TOP_AUD_I2S4_M_SEL, "aud_i2s4_m_sel", aud_i2s0_m_parents,
415 MUX(CLK_TOP_AUD_I2S5_M_SEL, "aud_i2s5_m_sel", aud_i2s0_m_parents,
417 MUX(CLK_TOP_AUD_SPDIF_B_SEL, "aud_spdif_b_sel", aud_i2s0_m_parents,
420 MUX(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
422 MUX(CLK_TOP_SPI_SEL, "spi_sel", spi_parents,
424 MUX(CLK_TOP_AUD_SPDIFIN_SEL, "aud_spdifin_sel", aud_spdifin_parents,
426 MUX(CLK_TOP_UART2_SEL, "uart2_sel", uart2_parents,
428 MUX(CLK_TOP_BSI_SEL, "bsi_sel", bsi_parents,
430 MUX(CLK_TOP_DBG_ATCLK_SEL, "dbg_atclk_sel", dbg_atclk_parents,
432 MUX(CLK_TOP_CSW_NFIECC_SEL, "csw_nfiecc_sel", csw_nfiecc_parents,
434 MUX(CLK_TOP_NFIECC_SEL, "nfiecc_sel", nfiecc_parents,
438 static const char * const ifr_mux1_parents[] __initconst = {
445 static const char * const ifr_eth_25m_parents[] __initconst = {
450 static const char * const ifr_i2c0_parents[] __initconst = {
455 static const struct mtk_composite ifr_muxes[] __initconst = {
456 MUX(CLK_IFR_MUX1_SEL, "ifr_mux1_sel", ifr_mux1_parents, 0x000,
458 MUX(CLK_IFR_ETH_25M_SEL, "ifr_eth_25m_sel", ifr_eth_25m_parents, 0x080,
460 MUX(CLK_IFR_I2C0_SEL, "ifr_i2c0_sel", ifr_i2c0_parents, 0x080,
462 MUX(CLK_IFR_I2C1_SEL, "ifr_i2c1_sel", ifr_i2c0_parents, 0x080,
464 MUX(CLK_IFR_I2C2_SEL, "ifr_i2c2_sel", ifr_i2c0_parents, 0x080,
468 #define DIV_ADJ(_id, _name, _parent, _reg, _shift, _width) { \
471 .parent_name = _parent, \
473 .div_shift = _shift, \
474 .div_width = _width, \
477 static const struct mtk_clk_divider top_adj_divs[] = {
478 DIV_ADJ(CLK_TOP_APLL12_CK_DIV0, "apll12_ck_div0", "aud_i2s0_m_sel",
480 DIV_ADJ(CLK_TOP_APLL12_CK_DIV1, "apll12_ck_div1", "aud_i2s1_m_sel",
482 DIV_ADJ(CLK_TOP_APLL12_CK_DIV2, "apll12_ck_div2", "aud_i2s2_m_sel",
484 DIV_ADJ(CLK_TOP_APLL12_CK_DIV3, "apll12_ck_div3", "aud_i2s3_m_sel",
486 DIV_ADJ(CLK_TOP_APLL12_CK_DIV4, "apll12_ck_div4", "aud_i2s4_m_sel",
488 DIV_ADJ(CLK_TOP_APLL12_CK_DIV4B, "apll12_ck_div4b", "apll12_div4",
490 DIV_ADJ(CLK_TOP_APLL12_CK_DIV5, "apll12_ck_div5", "aud_i2s5_m_sel",
492 DIV_ADJ(CLK_TOP_APLL12_CK_DIV5B, "apll12_ck_div5b", "apll12_div5",
494 DIV_ADJ(CLK_TOP_APLL12_CK_DIV6, "apll12_ck_div6", "aud_spdif_b_sel",
498 static const struct mtk_gate_regs top1_cg_regs = {
504 static const struct mtk_gate_regs top2_cg_regs = {
510 static const struct mtk_gate_regs top3_cg_regs = {
516 static const struct mtk_gate_regs top4_cg_regs = {
522 static const struct mtk_gate_regs top5_cg_regs = {
528 #define GATE_TOP1(_id, _name, _parent, _shift) { \
531 .parent_name = _parent, \
532 .regs = &top1_cg_regs, \
534 .ops = &mtk_clk_gate_ops_setclr, \
537 #define GATE_TOP2(_id, _name, _parent, _shift) { \
540 .parent_name = _parent, \
541 .regs = &top2_cg_regs, \
543 .ops = &mtk_clk_gate_ops_setclr, \
546 #define GATE_TOP2_I(_id, _name, _parent, _shift) { \
549 .parent_name = _parent, \
550 .regs = &top2_cg_regs, \
552 .ops = &mtk_clk_gate_ops_setclr_inv, \
555 #define GATE_TOP3(_id, _name, _parent, _shift) { \
558 .parent_name = _parent, \
559 .regs = &top3_cg_regs, \
561 .ops = &mtk_clk_gate_ops_setclr, \
564 #define GATE_TOP4_I(_id, _name, _parent, _shift) { \
567 .parent_name = _parent, \
568 .regs = &top4_cg_regs, \
570 .ops = &mtk_clk_gate_ops_setclr_inv, \
573 #define GATE_TOP5(_id, _name, _parent, _shift) { \
576 .parent_name = _parent, \
577 .regs = &top5_cg_regs, \
579 .ops = &mtk_clk_gate_ops_no_setclr, \
582 static const struct mtk_gate top_clks[] __initconst = {
584 GATE_TOP1(CLK_TOP_THEM, "them", "ahb_infra_sel", 1),
585 GATE_TOP1(CLK_TOP_APDMA, "apdma", "ahb_infra_sel", 2),
586 GATE_TOP1(CLK_TOP_I2C0, "i2c0", "ifr_i2c0_sel", 3),
587 GATE_TOP1(CLK_TOP_I2C1, "i2c1", "ifr_i2c1_sel", 4),
588 GATE_TOP1(CLK_TOP_AUXADC1, "auxadc1", "ahb_infra_sel", 5),
589 GATE_TOP1(CLK_TOP_NFI, "nfi", "nfi1x_pad_sel", 6),
590 GATE_TOP1(CLK_TOP_NFIECC, "nfiecc", "rg_nfiecc", 7),
591 GATE_TOP1(CLK_TOP_DEBUGSYS, "debugsys", "rg_dbg_atclk", 8),
592 GATE_TOP1(CLK_TOP_PWM, "pwm", "ahb_infra_sel", 9),
593 GATE_TOP1(CLK_TOP_UART0, "uart0", "uart0_sel", 10),
594 GATE_TOP1(CLK_TOP_UART1, "uart1", "uart1_sel", 11),
595 GATE_TOP1(CLK_TOP_BTIF, "btif", "ahb_infra_sel", 12),
596 GATE_TOP1(CLK_TOP_USB, "usb", "usb_78m", 13),
597 GATE_TOP1(CLK_TOP_FLASHIF_26M, "flashif_26m", "clk26m_ck", 14),
598 GATE_TOP1(CLK_TOP_AUXADC2, "auxadc2", "ahb_infra_sel", 15),
599 GATE_TOP1(CLK_TOP_I2C2, "i2c2", "ifr_i2c2_sel", 16),
600 GATE_TOP1(CLK_TOP_MSDC0, "msdc0", "msdc0_sel", 17),
601 GATE_TOP1(CLK_TOP_MSDC1, "msdc1", "msdc1_sel", 18),
602 GATE_TOP1(CLK_TOP_NFI2X, "nfi2x", "nfi2x_pad_sel", 19),
603 GATE_TOP1(CLK_TOP_PMICWRAP_AP, "pwrap_ap", "clk26m_ck", 20),
604 GATE_TOP1(CLK_TOP_SEJ, "sej", "ahb_infra_sel", 21),
605 GATE_TOP1(CLK_TOP_MEMSLP_DLYER, "memslp_dlyer", "clk26m_ck", 22),
606 GATE_TOP1(CLK_TOP_SPI, "spi", "spi_sel", 23),
607 GATE_TOP1(CLK_TOP_APXGPT, "apxgpt", "clk26m_ck", 24),
608 GATE_TOP1(CLK_TOP_AUDIO, "audio", "clk26m_ck", 25),
609 GATE_TOP1(CLK_TOP_PMICWRAP_MD, "pwrap_md", "clk26m_ck", 27),
610 GATE_TOP1(CLK_TOP_PMICWRAP_CONN, "pwrap_conn", "clk26m_ck", 28),
611 GATE_TOP1(CLK_TOP_PMICWRAP_26M, "pwrap_26m", "clk26m_ck", 29),
612 GATE_TOP1(CLK_TOP_AUX_ADC, "aux_adc", "clk26m_ck", 30),
613 GATE_TOP1(CLK_TOP_AUX_TP, "aux_tp", "clk26m_ck", 31),
615 GATE_TOP2(CLK_TOP_MSDC2, "msdc2", "ahb_infra_sel", 0),
616 GATE_TOP2(CLK_TOP_RBIST, "rbist", "univpll_d12", 1),
617 GATE_TOP2(CLK_TOP_NFI_BUS, "nfi_bus", "ahb_infra_sel", 2),
618 GATE_TOP2(CLK_TOP_GCE, "gce", "ahb_infra_sel", 4),
619 GATE_TOP2(CLK_TOP_TRNG, "trng", "ahb_infra_sel", 5),
620 GATE_TOP2(CLK_TOP_SEJ_13M, "sej_13m", "clk26m_ck", 6),
621 GATE_TOP2(CLK_TOP_AES, "aes", "ahb_infra_sel", 7),
622 GATE_TOP2(CLK_TOP_PWM_B, "pwm_b", "rg_pwm_infra", 8),
623 GATE_TOP2(CLK_TOP_PWM1_FB, "pwm1_fb", "rg_pwm_infra", 9),
624 GATE_TOP2(CLK_TOP_PWM2_FB, "pwm2_fb", "rg_pwm_infra", 10),
625 GATE_TOP2(CLK_TOP_PWM3_FB, "pwm3_fb", "rg_pwm_infra", 11),
626 GATE_TOP2(CLK_TOP_PWM4_FB, "pwm4_fb", "rg_pwm_infra", 12),
627 GATE_TOP2(CLK_TOP_PWM5_FB, "pwm5_fb", "rg_pwm_infra", 13),
628 GATE_TOP2(CLK_TOP_USB_1P, "usb_1p", "usb_78m", 14),
629 GATE_TOP2(CLK_TOP_FLASHIF_FREERUN, "flashif_freerun", "ahb_infra_sel",
631 GATE_TOP2(CLK_TOP_66M_ETH, "eth_66m", "ahb_infra_d2", 19),
632 GATE_TOP2(CLK_TOP_133M_ETH, "eth_133m", "ahb_infra_sel", 20),
633 GATE_TOP2(CLK_TOP_FETH_25M, "feth_25m", "ifr_eth_25m_sel", 21),
634 GATE_TOP2(CLK_TOP_FETH_50M, "feth_50m", "rg_eth", 22),
635 GATE_TOP2(CLK_TOP_FLASHIF_AXI, "flashif_axi", "ahb_infra_sel", 23),
636 GATE_TOP2(CLK_TOP_USBIF, "usbif", "ahb_infra_sel", 24),
637 GATE_TOP2(CLK_TOP_UART2, "uart2", "rg_uart2", 25),
638 GATE_TOP2(CLK_TOP_BSI, "bsi", "ahb_infra_sel", 26),
639 GATE_TOP2_I(CLK_TOP_MSDC0_INFRA, "msdc0_infra", "msdc0", 28),
640 GATE_TOP2_I(CLK_TOP_MSDC1_INFRA, "msdc1_infra", "msdc1", 29),
641 GATE_TOP2_I(CLK_TOP_MSDC2_INFRA, "msdc2_infra", "rg_msdc2", 30),
642 GATE_TOP2(CLK_TOP_USB_78M, "usb_78m", "usb_78m_sel", 31),
644 GATE_TOP3(CLK_TOP_RG_SPINOR, "rg_spinor", "spinor_sel", 0),
645 GATE_TOP3(CLK_TOP_RG_MSDC2, "rg_msdc2", "msdc2_sel", 1),
646 GATE_TOP3(CLK_TOP_RG_ETH, "rg_eth", "eth_sel", 2),
647 GATE_TOP3(CLK_TOP_RG_AUD1, "rg_aud1", "aud1_sel", 8),
648 GATE_TOP3(CLK_TOP_RG_AUD2, "rg_aud2", "aud2_sel", 9),
649 GATE_TOP3(CLK_TOP_RG_AUD_ENGEN1, "rg_aud_engen1", "aud_engen1_sel", 10),
650 GATE_TOP3(CLK_TOP_RG_AUD_ENGEN2, "rg_aud_engen2", "aud_engen2_sel", 11),
651 GATE_TOP3(CLK_TOP_RG_I2C, "rg_i2c", "i2c_sel", 12),
652 GATE_TOP3(CLK_TOP_RG_PWM_INFRA, "rg_pwm_infra", "pwm_sel", 13),
653 GATE_TOP3(CLK_TOP_RG_AUD_SPDIF_IN, "rg_aud_spdif_in", "aud_spdifin_sel",
655 GATE_TOP3(CLK_TOP_RG_UART2, "rg_uart2", "uart2_sel", 15),
656 GATE_TOP3(CLK_TOP_RG_BSI, "rg_bsi", "bsi_sel", 16),
657 GATE_TOP3(CLK_TOP_RG_DBG_ATCLK, "rg_dbg_atclk", "dbg_atclk_sel", 17),
658 GATE_TOP3(CLK_TOP_RG_NFIECC, "rg_nfiecc", "nfiecc_sel", 18),
660 GATE_TOP4_I(CLK_TOP_RG_APLL1_D2_EN, "rg_apll1_d2_en", "apll1_d2", 8),
661 GATE_TOP4_I(CLK_TOP_RG_APLL1_D4_EN, "rg_apll1_d4_en", "apll1_d4", 9),
662 GATE_TOP4_I(CLK_TOP_RG_APLL1_D8_EN, "rg_apll1_d8_en", "apll1_d8", 10),
663 GATE_TOP4_I(CLK_TOP_RG_APLL2_D2_EN, "rg_apll2_d2_en", "apll2_d2", 11),
664 GATE_TOP4_I(CLK_TOP_RG_APLL2_D4_EN, "rg_apll2_d4_en", "apll2_d4", 12),
665 GATE_TOP4_I(CLK_TOP_RG_APLL2_D8_EN, "rg_apll2_d8_en", "apll2_d8", 13),
667 GATE_TOP5(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll12_ck_div0", 0),
668 GATE_TOP5(CLK_TOP_APLL12_DIV1, "apll12_div1", "apll12_ck_div1", 1),
669 GATE_TOP5(CLK_TOP_APLL12_DIV2, "apll12_div2", "apll12_ck_div2", 2),
670 GATE_TOP5(CLK_TOP_APLL12_DIV3, "apll12_div3", "apll12_ck_div3", 3),
671 GATE_TOP5(CLK_TOP_APLL12_DIV4, "apll12_div4", "apll12_ck_div4", 4),
672 GATE_TOP5(CLK_TOP_APLL12_DIV4B, "apll12_div4b", "apll12_ck_div4b", 5),
673 GATE_TOP5(CLK_TOP_APLL12_DIV5, "apll12_div5", "apll12_ck_div5", 6),
674 GATE_TOP5(CLK_TOP_APLL12_DIV5B, "apll12_div5b", "apll12_ck_div5b", 7),
675 GATE_TOP5(CLK_TOP_APLL12_DIV6, "apll12_div6", "apll12_ck_div6", 8),
678 static void __init mtk_topckgen_init(struct device_node *node)
680 struct clk_onecell_data *clk_data;
684 base = of_iomap(node, 0);
686 pr_err("%s(): ioremap failed\n", __func__);
690 clk_data = mtk_alloc_clk_data(CLK_TOP_NR_CLK);
692 mtk_clk_register_fixed_clks(fixed_clks, ARRAY_SIZE(fixed_clks),
694 mtk_clk_register_gates(node, top_clks, ARRAY_SIZE(top_clks), clk_data);
696 mtk_clk_register_factors(top_divs, ARRAY_SIZE(top_divs), clk_data);
697 mtk_clk_register_composites(top_muxes, ARRAY_SIZE(top_muxes), base,
698 &mt8516_clk_lock, clk_data);
699 mtk_clk_register_dividers(top_adj_divs, ARRAY_SIZE(top_adj_divs),
700 base, &mt8516_clk_lock, clk_data);
702 r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
704 pr_err("%s(): could not register clock provider: %d\n",
707 CLK_OF_DECLARE(mtk_topckgen, "mediatek,mt8516-topckgen", mtk_topckgen_init);
709 static void __init mtk_infracfg_init(struct device_node *node)
711 struct clk_onecell_data *clk_data;
715 base = of_iomap(node, 0);
717 pr_err("%s(): ioremap failed\n", __func__);
721 clk_data = mtk_alloc_clk_data(CLK_IFR_NR_CLK);
723 mtk_clk_register_composites(ifr_muxes, ARRAY_SIZE(ifr_muxes), base,
724 &mt8516_clk_lock, clk_data);
726 r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
728 pr_err("%s(): could not register clock provider: %d\n",
731 CLK_OF_DECLARE(mtk_infracfg, "mediatek,mt8516-infracfg", mtk_infracfg_init);
733 #define MT8516_PLL_FMAX (1502UL * MHZ)
735 #define CON0_MT8516_RST_BAR BIT(27)
737 #define PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
738 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \
739 _pcw_shift, _div_table) { \
743 .pwr_reg = _pwr_reg, \
744 .en_mask = _en_mask, \
746 .rst_bar_mask = CON0_MT8516_RST_BAR, \
747 .fmax = MT8516_PLL_FMAX, \
748 .pcwbits = _pcwbits, \
750 .pd_shift = _pd_shift, \
751 .tuner_reg = _tuner_reg, \
752 .pcw_reg = _pcw_reg, \
753 .pcw_shift = _pcw_shift, \
754 .div_table = _div_table, \
757 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
758 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \
760 PLL_B(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, \
761 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift, \
764 static const struct mtk_pll_div_table mmpll_div_table[] = {
765 { .div = 0, .freq = MT8516_PLL_FMAX },
766 { .div = 1, .freq = 1000000000 },
767 { .div = 2, .freq = 604500000 },
768 { .div = 3, .freq = 253500000 },
769 { .div = 4, .freq = 126750000 },
773 static const struct mtk_pll_data plls[] = {
774 PLL(CLK_APMIXED_ARMPLL, "armpll", 0x0100, 0x0110, 0x00000001, 0,
775 21, 0x0104, 24, 0, 0x0104, 0),
776 PLL(CLK_APMIXED_MAINPLL, "mainpll", 0x0120, 0x0130, 0x00000001,
777 HAVE_RST_BAR, 21, 0x0124, 24, 0, 0x0124, 0),
778 PLL(CLK_APMIXED_UNIVPLL, "univpll", 0x0140, 0x0150, 0x30000001,
779 HAVE_RST_BAR, 7, 0x0144, 24, 0, 0x0144, 0),
780 PLL_B(CLK_APMIXED_MMPLL, "mmpll", 0x0160, 0x0170, 0x00000001, 0,
781 21, 0x0164, 24, 0, 0x0164, 0, mmpll_div_table),
782 PLL(CLK_APMIXED_APLL1, "apll1", 0x0180, 0x0190, 0x00000001, 0,
783 31, 0x0180, 1, 0x0194, 0x0184, 0),
784 PLL(CLK_APMIXED_APLL2, "apll2", 0x01A0, 0x01B0, 0x00000001, 0,
785 31, 0x01A0, 1, 0x01B4, 0x01A4, 0),
788 static void __init mtk_apmixedsys_init(struct device_node *node)
790 struct clk_onecell_data *clk_data;
794 base = of_iomap(node, 0);
796 pr_err("%s(): ioremap failed\n", __func__);
800 clk_data = mtk_alloc_clk_data(CLK_APMIXED_NR_CLK);
802 mtk_clk_register_plls(node, plls, ARRAY_SIZE(plls), clk_data);
804 r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
806 pr_err("%s(): could not register clock provider: %d\n",
810 CLK_OF_DECLARE(mtk_apmixedsys, "mediatek,mt8516-apmixedsys",
811 mtk_apmixedsys_init);