1 ========================================
2 Renesas Technology R0P7785LC0011RL board
3 ========================================
5 This board specification:
6 =========================
8 The R0P7785LC0011RL(board config name:sh7785lcr) has the following device:
13 - 2D Graphic controller
16 - USB host/peripheral controller
21 This board has 2 physical memory maps. It can be changed with DIP switch(S2-5).
23 phys address | S2-5 = OFF | S2-5 = ON
24 -------------------------------+---------------+---------------
25 0x00000000 - 0x03ffffff(CS0) | NOR Flash | NOR Flash
26 0x04000000 - 0x05ffffff(CS1) | PLD | PLD
27 0x06000000 - 0x07ffffff(CS1) | reserved | I2C
28 0x08000000 - 0x0bffffff(CS2) | USB | DDR SDRAM
29 0x0c000000 - 0x0fffffff(CS3) | SD | DDR SDRAM
30 0x10000000 - 0x13ffffff(CS4) | SM107 | SM107
31 0x14000000 - 0x17ffffff(CS5) | I2C | USB
32 0x18000000 - 0x1bffffff(CS6) | reserved | SD
33 0x40000000 - 0x5fffffff | DDR SDRAM | (cannot use)
36 configuration for This board:
37 =============================
39 You can choose configuration as follows:
41 - make sh7785lcr_config
42 - make sh7785lcr_32bit_config
44 When you use "make sh7785lcr_config", there is build U-Boot for 29-bit
45 address mode. This mode can use 128MB DDR-SDRAM.
47 When you use "make sh7785lcr_32bit_config", there is build U-Boot for 32-bit
48 extended address mode. This mode can use 384MB DDR-SDRAM. And if you run
49 "pmb" command, this mode can use 512MB DDR-SDRAM.
51 * 32-bit extended address mode PMB mapping *
53 virt | phys | size | device
54 -------------+---------------+---------------+---------------
55 0x88000000 | 0x48000000 | 384MB | DDR-SDRAM (Cacheable)
56 0xa0000000 | 0x00000000 | 64MB | NOR Flash
57 0xa4000000 | 0x04000000 | 16MB | PLD
58 0xa6000000 | 0x08000000 | 16MB | USB
59 0xa8000000 | 0x48000000 | 384MB | DDR-SDRAM (Non-cacheable)
61 b) after "pmb" command
62 virt | phys | size | device
63 -------------+---------------+---------------+---------------
64 0x80000000 | 0x40000000 | 512MB | DDR-SDRAM (Cacheable)
65 0xa0000000 | 0x40000000 | 512MB | DDR-SDRAM (Non-cacheable)
68 This board specific command:
69 ============================
71 This board has the following its specific command:
76 - pmb (sh7785lcr_32bit_config only)
81 This is self-check command. This command has the following options:
83 - all : test all hardware
84 - pld : output PLD version
86 - dipsw : test DIP switch
87 - sm107 : output SM107 version
88 - net : check RTL8110 ID
89 - sata : check SiI3512 ID
90 - net : output PCI slot device ID
94 turn on LEDs 3, 5, 7, 9
95 turn on LEDs 4, 6, 8, 10
103 This command outputs MAC address of this board.
107 MAC = 00:00:87:**:**:**
112 This command writes MAC address of this board.
115 => setmac 00:00:87:**:**:**
120 This command change PMB for DDR-SDRAM all mapping. However you cannot use
121 NOR Flash and USB Host on U-Boot when you run this command.