Merge branch 'mpc86xx'
[platform/kernel/u-boot.git] / cpu / mpc85xx / pci.c
1 /*
2  * Copyright 2004 Freescale Semiconductor.
3  * Copyright (C) 2003 Motorola Inc.
4  * Xianghua Xiao (x.xiao@motorola.com)
5  *
6  * See file CREDITS for list of people who contributed to this
7  * project.
8  *
9  * This program is free software; you can redistribute it and/or
10  * modify it under the terms of the GNU General Public License as
11  * published by the Free Software Foundation; either version 2 of
12  * the License, or (at your option) any later version.
13  *
14  * This program is distributed in the hope that it will be useful,
15  * but WITHOUT ANY WARRANTY; without even the implied warranty of
16  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17  * GNU General Public License for more details.
18  *
19  * You should have received a copy of the GNU General Public License
20  * along with this program; if not, write to the Free Software
21  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22  * MA 02111-1307 USA
23  */
24
25 /*
26  * PCI Configuration space access support for MPC85xx PCI Bridge
27  */
28 #include <common.h>
29 #include <asm/cpm_85xx.h>
30 #include <pci.h>
31
32
33 #if defined(CONFIG_PCI)
34
35 static struct pci_controller *pci_hose;
36
37 void
38 pci_mpc85xx_init(struct pci_controller *board_hose)
39 {
40         u16 reg16;
41         u32 dev;
42
43         volatile immap_t    *immap = (immap_t *)CFG_CCSRBAR;
44         volatile ccsr_pcix_t *pcix = &immap->im_pcix;
45         volatile ccsr_pcix_t *pcix2 = &immap->im_pcix2;
46         volatile ccsr_gur_t *gur = &immap->im_gur;
47         struct pci_controller * hose;
48
49         pci_hose = board_hose;
50
51         hose = &pci_hose[0];
52
53         hose->first_busno = 0;
54         hose->last_busno = 0xff;
55
56         pci_setup_indirect(hose,
57                            (CFG_IMMR+0x8000),
58                            (CFG_IMMR+0x8004));
59
60         /*
61          * Hose scan.
62          */
63         dev = PCI_BDF(hose->first_busno, 0, 0);
64         pci_hose_read_config_word (hose, dev, PCI_COMMAND, &reg16);
65         reg16 |= PCI_COMMAND_SERR | PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
66         pci_hose_write_config_word(hose, dev, PCI_COMMAND, reg16);
67
68         /*
69          * Clear non-reserved bits in status register.
70          */
71         pci_hose_write_config_word(hose, dev, PCI_STATUS, 0xffff);
72
73         if (!(gur->pordevsr & PORDEVSR_PCI)) {
74                 /* PCI-X init */
75                 if (CONFIG_SYS_CLK_FREQ < 66000000)
76                         printf("PCI-X will only work at 66 MHz\n");
77
78                 reg16 = PCI_X_CMD_MAX_SPLIT | PCI_X_CMD_MAX_READ
79                         | PCI_X_CMD_ERO | PCI_X_CMD_DPERR_E;
80                 pci_hose_write_config_word(hose, dev, PCIX_COMMAND, reg16);
81         }
82
83         pcix->potar1   = (CFG_PCI1_MEM_BASE >> 12) & 0x000fffff;
84         pcix->potear1  = 0x00000000;
85         pcix->powbar1  = (CFG_PCI1_MEM_PHYS >> 12) & 0x000fffff;
86         pcix->powbear1 = 0x00000000;
87         pcix->powar1 = (POWAR_EN | POWAR_MEM_READ |
88                         POWAR_MEM_WRITE | POWAR_MEM_512M);
89
90         pcix->potar2  = (CFG_PCI1_IO_BASE >> 12) & 0x000fffff;
91         pcix->potear2  = 0x00000000;
92         pcix->powbar2  = (CFG_PCI1_IO_PHYS >> 12) & 0x000fffff;
93         pcix->powbear2 = 0x00000000;
94         pcix->powar2 = (POWAR_EN | POWAR_IO_READ |
95                         POWAR_IO_WRITE | POWAR_IO_1M);
96
97         pcix->pitar1 = 0x00000000;
98         pcix->piwbar1 = 0x00000000;
99         pcix->piwar1 = (PIWAR_EN | PIWAR_PF | PIWAR_LOCAL |
100                         PIWAR_READ_SNOOP | PIWAR_WRITE_SNOOP | PIWAR_MEM_2G);
101
102         pcix->powar3 = 0;
103         pcix->powar4 = 0;
104         pcix->piwar2 = 0;
105         pcix->piwar3 = 0;
106
107         pci_set_region(hose->regions + 0,
108                        CFG_PCI1_MEM_BASE,
109                        CFG_PCI1_MEM_PHYS,
110                        CFG_PCI1_MEM_SIZE,
111                        PCI_REGION_MEM);
112
113         pci_set_region(hose->regions + 1,
114                        CFG_PCI1_IO_BASE,
115                        CFG_PCI1_IO_PHYS,
116                        CFG_PCI1_IO_SIZE,
117                        PCI_REGION_IO);
118
119         hose->region_count = 2;
120
121         pci_register_hose(hose);
122
123 #if defined(CONFIG_MPC8555CDS) || defined(CONFIG_MPC8541CDS)
124         /*
125          * This is a SW workaround for an apparent HW problem
126          * in the PCI controller on the MPC85555/41 CDS boards.
127          * The first config cycle must be to a valid, known
128          * device on the PCI bus in order to trick the PCI
129          * controller state machine into a known valid state.
130          * Without this, the first config cycle has the chance
131          * of hanging the controller permanently, just leaving
132          * it in a semi-working state, or leaving it working.
133          *
134          * Pick on the Tundra, Device 17, to get it right.
135          */
136         {
137                 u8 header_type;
138
139                 pci_hose_read_config_byte(hose,
140                                           PCI_BDF(0,17,0),
141                                           PCI_HEADER_TYPE,
142                                           &header_type);
143         }
144 #endif
145
146         hose->last_busno = pci_hose_scan(hose);
147
148 #ifdef CONFIG_MPC85XX_PCI2
149         hose = &pci_hose[1];
150
151         hose->first_busno = pci_hose[0].last_busno + 1;
152         hose->last_busno = 0xff;
153
154         pci_setup_indirect(hose,
155                            (CFG_IMMR+0x9000),
156                            (CFG_IMMR+0x9004));
157
158         dev = PCI_BDF(hose->first_busno, 0, 0);
159         pci_hose_read_config_word (hose, dev, PCI_COMMAND, &reg16);
160         reg16 |= PCI_COMMAND_SERR | PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY;
161         pci_hose_write_config_word(hose, dev, PCI_COMMAND, reg16);
162
163         /*
164          * Clear non-reserved bits in status register.
165          */
166         pci_hose_write_config_word(hose, dev, PCI_STATUS, 0xffff);
167
168         pcix2->potar1   = (CFG_PCI2_MEM_BASE >> 12) & 0x000fffff;
169         pcix2->potear1  = 0x00000000;
170         pcix2->powbar1  = (CFG_PCI2_MEM_PHYS >> 12) & 0x000fffff;
171         pcix2->powbear1 = 0x00000000;
172         pcix2->powar1 = (POWAR_EN | POWAR_MEM_READ |
173                         POWAR_MEM_WRITE | POWAR_MEM_512M);
174
175         pcix2->potar2  = (CFG_PCI2_IO_BASE >> 12) & 0x000fffff;
176         pcix2->potear2  = 0x00000000;
177         pcix2->powbar2  = (CFG_PCI2_IO_PHYS >> 12) & 0x000fffff;
178         pcix2->powbear2 = 0x00000000;
179         pcix2->powar2 = (POWAR_EN | POWAR_IO_READ |
180                         POWAR_IO_WRITE | POWAR_IO_1M);
181
182         pcix2->pitar1 = 0x00000000;
183         pcix2->piwbar1 = 0x00000000;
184         pcix2->piwar1 = (PIWAR_EN | PIWAR_PF | PIWAR_LOCAL |
185                         PIWAR_READ_SNOOP | PIWAR_WRITE_SNOOP | PIWAR_MEM_2G);
186
187         pcix2->powar3 = 0;
188         pcix2->powar4 = 0;
189         pcix2->piwar2 = 0;
190         pcix2->piwar3 = 0;
191
192         pci_set_region(hose->regions + 0,
193                        CFG_PCI2_MEM_BASE,
194                        CFG_PCI2_MEM_PHYS,
195                        CFG_PCI2_MEM_SIZE,
196                        PCI_REGION_MEM);
197
198         pci_set_region(hose->regions + 1,
199                        CFG_PCI2_IO_BASE,
200                        CFG_PCI2_IO_PHYS,
201                        CFG_PCI2_IO_SIZE,
202                        PCI_REGION_IO);
203
204         hose->region_count = 2;
205
206         /*
207          * Hose scan.
208          */
209         pci_register_hose(hose);
210
211         hose->last_busno = pci_hose_scan(hose);
212 #endif
213 }
214
215 #ifdef CONFIG_OF_FLAT_TREE
216 void
217 ft_pci_setup(void *blob, bd_t *bd)
218 {
219         u32 *p;
220         int len;
221
222         p = (u32 *)ft_get_prop(blob, "/" OF_SOC "/pci@8000/bus-range", &len);
223         if (p != NULL) {
224                 p[0] = pci_hose[0].first_busno;
225                 p[1] = pci_hose[0].last_busno;
226         }
227
228 #ifdef CONFIG_MPC85XX_PCI2
229         p = (u32 *)ft_get_prop(blob, "/" OF_SOC "/pci@9000/bus-range", &len);
230         if (p != NULL) {
231                 p[0] = pci_hose[1].first_busno;
232                 p[1] = pci_hose[1].last_busno;
233         }
234 #endif
235 }
236 #endif /* CONFIG_OF_FLAT_TREE */
237 #endif /* CONFIG_PCI */