2 * Copyright (C) 2003 Josef Baumgartner <josef.baumgartner@telex.de>
3 * Based on code from Bernhard Kuhn <bkuhn@metrowerks.com>
5 * See file CREDITS for list of people who contributed to this
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
27 #ifndef CONFIG_IDENT_STRING
28 #define CONFIG_IDENT_STRING ""
37 move.w #0x2700,%sr; /* disable intrs */ \
38 subl #60,%sp; /* space for 15 regs */ \
39 moveml %d0-%d7/%a0-%a6,%sp@; \
42 moveml %sp@,%d0-%d7/%a0-%a6; \
43 addl #60,%sp; /* space for 15 regs */ \
46 /* If we come from a pre-loader we don't need an initial exception
49 #if !defined(CONFIG_MONITOR_IS_IN_RAM)
53 * Vector table. This is used for initial platform startup.
54 * These vectors are to catch any un-intended traps.
58 .long 0x00000000 /* Flash offset is 0 until we setup CS0 */
59 #if defined(CONFIG_R5200)
61 #elif defined(CONFIG_M5282) && (TEXT_BASE == CFG_INT_FLASH_BASE)
62 .long _start - TEXT_BASE
67 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
68 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
69 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
70 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
71 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
72 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
73 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
74 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
76 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
77 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
78 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
79 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
80 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
81 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
82 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
83 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
85 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
86 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
87 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
88 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
89 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
90 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
91 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
92 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
94 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
95 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
96 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
97 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
98 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
99 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
100 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
101 .long _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT, _FAULT
108 #if defined(CFG_INT_FLASH_BASE) && \
109 (defined(CONFIG_M5282) || defined(CONFIG_M5281))
110 #if (TEXT_BASE == CFG_INT_FLASH_BASE)
111 .long 0x55AA55AA,0xAA55AA55 /* CFM Backdoorkey */
112 .long 0xFFFFFFFF /* all sectors protected */
113 .long 0x00000000 /* supervisor/User restriction */
114 .long 0x00000000 /* programm/data space restriction */
115 .long 0x00000000 /* Flash security */
124 #if defined(CONFIG_M5272) || defined(CONFIG_M5249) || defined(CONFIG_M5253)
125 move.l #(CFG_MBAR + 1), %d0 /* set MBAR address + valid flag */
128 /*** The 5249 has MBAR2 as well ***/
130 move.l #(CFG_MBAR2 + 1), %d0 /* Get MBAR2 address */
131 movec %d0, #0xc0e /* Set MBAR2 */
134 move.l #(CFG_INIT_RAM_ADDR + 1), %d0
136 #endif /* CONFIG_M5272 || CONFIG_M5249 || CONFIG_M5253 */
138 #if defined(CONFIG_M5282) || defined(CONFIG_M5271)
139 /* Initialize IPSBAR */
140 move.l #(CFG_MBAR + 1), %d0 /* set IPSBAR address + valid flag */
141 move.l %d0, 0x40000000
143 /* Initialize RAMBAR1: locate SRAM and validate it */
144 move.l #(CFG_INIT_RAM_ADDR + 0x21), %d0
147 #if defined(CONFIG_M5282)
148 #if (TEXT_BASE == CFG_INT_FLASH_BASE)
149 /* Setup code in SRAM to initialize FLASHBAR, if start from internal Flash */
151 move.l #(_flashbar_setup-CFG_INT_FLASH_BASE), %a0
152 move.l #(_flashbar_setup_end-CFG_INT_FLASH_BASE), %a1
153 move.l #(CFG_INIT_RAM_ADDR), %a2
155 move.l (%a0)+, (%a2)+
158 jmp CFG_INIT_RAM_ADDR
161 /* Initialize FLASHBAR: locate internal Flash and validate it */
162 move.l #(CFG_INT_FLASH_BASE + CFG_INT_FLASH_ENABLE), %d0
164 jmp _after_flashbar_copy.L /* Force jump to absolute address */
167 _after_flashbar_copy:
169 /* Setup code to initialize FLASHBAR, if start from external Memory */
170 move.l #(CFG_INT_FLASH_BASE + CFG_INT_FLASH_ENABLE), %d0
172 #endif /* (TEXT_BASE == CFG_INT_FLASH_BASE) */
176 /* if we come from a pre-loader we have no exception table and
177 * therefore no VBR to set
179 #if !defined(CONFIG_MONITOR_IS_IN_RAM)
180 #if defined(CONFIG_M5282) && (TEXT_BASE == CFG_INT_FLASH_BASE)
181 move.l #CFG_INT_FLASH_BASE, %d0
183 move.l #CFG_FLASH_BASE, %d0
189 move.l #(_flash_setup-CFG_FLASH_BASE), %a0
190 move.l #(_flash_setup_end-CFG_FLASH_BASE), %a1
191 move.l #(CFG_INIT_RAM_ADDR), %a2
193 move.l (%a0)+, (%a2)+
196 jmp CFG_INIT_RAM_ADDR
201 /* invalidate and disable cache */
202 move.l #0x01000000, %d0 /* Invalidate cache cmd */
203 movec %d0, %CACR /* Invalidate cache */
209 /* set stackpointer to end of internal ram to get some stackspace for the first c-code */
210 move.l #(CFG_INIT_RAM_ADDR + CFG_INIT_SP_OFFSET), %sp
213 move.l #__got_start, %a5 /* put relocation table address to a5 */
215 bsr cpu_init_f /* run low-level CPU init code (from flash) */
216 bsr board_init_f /* run low-level board init code (from flash) */
218 /* board_init_f() does not return */
220 /*------------------------------------------------------------------------------*/
225 move.l #((CFG_FLASH_BASE & 0xffff0000) >> 16), %d0
226 move.w %d0, 0x40000080
229 move.l #0x2180, %d0 /* 8 wait states, 16bit port, auto ack, */
230 move.w %d0, 0x4000008A
233 move.l #0x001f0001, %d0 /* 2 MB, valid */
234 move.l %d0, 0x40000084
236 jmp _after_flash_copy.L
241 * void relocate_code (addr_sp, gd, addr_moni)
243 * This "function" does not return, instead it continues in RAM
244 * after relocating the monitor code.
248 * r5 = length in bytes
254 move.l 8(%a6), %sp /* set new stack pointer */
256 move.l 12(%a6), %d0 /* Save copy of Global Data pointer */
257 move.l 16(%a6), %a0 /* Save copy of Destination Address */
259 move.l #CFG_MONITOR_BASE, %a1
260 move.l #__init_end, %a2
262 /* copy the code to RAM */
264 move.l (%a1)+, (%a3)+
269 * We are done. Do not return, instead branch to second part of board
270 * initialization, now running from RAM.
273 add.l #(in_ram - CFG_MONITOR_BASE), %a1
280 * Now clear BSS segment
283 add.l #(_sbss - CFG_MONITOR_BASE),%a1
285 add.l #(_ebss - CFG_MONITOR_BASE),%d1
292 * fix got table in RAM
295 add.l #(__got_start - CFG_MONITOR_BASE),%a1
296 move.l %a1,%a5 /* * fix got pointer register a5 */
299 add.l #(__got_end - CFG_MONITOR_BASE),%a2
309 #if defined(CONFIG_M5281) || defined(CONFIG_M5282)
310 /* patch the 3 accesspoints to 3 ichache_state */
311 /* quick and dirty */
314 add.l #(icache_state - CFG_MONITOR_BASE),%d1
316 add.l #(icache_state_access_1+2 - CFG_MONITOR_BASE),%a1
319 add.l #(icache_state_access_2+2 - CFG_MONITOR_BASE),%a1
322 add.l #(icache_state_access_3+2 - CFG_MONITOR_BASE),%a1
326 /* calculate relative jump to board_init_r in ram */
328 add.l #(board_init_r - CFG_MONITOR_BASE), %a1
330 /* set parameters for board_init_r */
331 move.l %a0,-(%sp) /* dest_addr */
332 move.l %d0,-(%sp) /* gd */
333 #if defined(DEBUG) && (TEXT_BASE != CFG_INT_FLASH_BASE) && \
334 defined(CFG_HALT_BEFOR_RAM_JUMP)
339 /*------------------------------------------------------------------------------*/
361 /*------------------------------------------------------------------------------*/
362 /* cache functions */
366 move.l #0x01000000, %d0 /* Invalidate cache cmd */
367 movec %d0, %CACR /* Invalidate cache */
368 move.l #(CFG_SDRAM_BASE + 0xc000), %d0 /* Setup cache mask */
369 movec %d0, %ACR0 /* Enable cache */
371 move.l #0x80000200, %d0 /* Setup cache mask */
372 movec %d0, %CACR /* Enable cache */
375 move.l #(CFG_INIT_RAM_ADDR+CFG_INIT_RAM_END-8), %a1
384 move.l #0x01000000, %d0 /* Invalidate cache cmd */
385 movec %d0, %CACR /* Invalidate cache */
386 move.l #0x0000c000, %d0 /* Setup cache mask */
387 movec %d0, %ACR0 /* Enable cache */
388 move.l #0xff00c000, %d0 /* Setup cache mask */
389 movec %d0, %ACR1 /* Enable cache */
390 move.l #0x80000100, %d0 /* Setup cache mask */
391 movec %d0, %CACR /* Enable cache */
393 move.l %d0, icache_state
400 move.l #0x01000000, %d0 /* Invalidate cache cmd */
401 movec %d0, %CACR /* Invalidate cache */
402 move.l #0x0000c000, %d0 /* Setup cache mask */
403 movec %d0, %ACR0 /* Enable cache */
404 move.l #0xff00c000, %d0 /* Setup cache mask */
405 movec %d0, %ACR1 /* Enable cache */
406 move.l #0x80400100, %d0 /* Setup cache mask, data cache disabel*/
407 movec %d0, %CACR /* Enable cache */
409 icache_state_access_1:
410 move.l %d0, icache_state
414 #if defined(CONFIG_M5249) || defined(CONFIG_M5253)
418 * Note: The 5249 Documentation doesn't give a bit position for CINV!
419 * From the 5272 and the 5307 documentation, I have deduced that it is
420 * probably CACR[24]. Should someone say something to Motorola?
423 move.l #0x01000000, %d0 /* Invalidate whole cache */
425 move.l #0xff00c000, %d0 /* Set FLASH cachable: always match (SM=0b10) */
427 move.l #0x0000c000, %d0 /* Set SDRAM cachable: always match (SM=0b10) */
429 move.l #0x90000200, %d0 /* Set cache enable cmd */
432 move.l %d0, icache_state
436 .globl icache_disable
438 move.l #0x00000100, %d0 /* Setup cache mask */
439 movec %d0, %CACR /* Enable cache */
440 clr.l %d0 /* Setup cache mask */
441 movec %d0, %ACR0 /* Enable cache */
442 movec %d0, %ACR1 /* Enable cache */
444 icache_state_access_2:
445 move.l %d0, icache_state
450 icache_state_access_3:
451 move.l #(icache_state), %a0
457 .long 0 /* cache is diabled on inirialization */
464 .globl dcache_disable
474 /*------------------------------------------------------------------------------*/
476 .globl version_string
478 .ascii U_BOOT_VERSION
479 .ascii " (", __DATE__, " - ", __TIME__, ")"
480 .ascii CONFIG_IDENT_STRING, "\0"