1 #include <linux/slab.h>
3 #include <asm/apicdef.h>
5 #include <linux/perf_event.h>
6 #include "../perf_event.h"
8 #define UNCORE_PMU_NAME_LEN 32
9 #define UNCORE_PMU_HRTIMER_INTERVAL (60LL * NSEC_PER_SEC)
10 #define UNCORE_SNB_IMC_HRTIMER_INTERVAL (5ULL * NSEC_PER_SEC)
12 #define UNCORE_FIXED_EVENT 0xff
13 #define UNCORE_PMC_IDX_MAX_GENERIC 8
14 #define UNCORE_PMC_IDX_FIXED UNCORE_PMC_IDX_MAX_GENERIC
15 #define UNCORE_PMC_IDX_MAX (UNCORE_PMC_IDX_FIXED + 1)
17 #define UNCORE_PCI_DEV_FULL_DATA(dev, func, type, idx) \
18 ((dev << 24) | (func << 16) | (type << 8) | idx)
19 #define UNCORE_PCI_DEV_DATA(type, idx) ((type << 8) | idx)
20 #define UNCORE_PCI_DEV_DEV(data) ((data >> 24) & 0xff)
21 #define UNCORE_PCI_DEV_FUNC(data) ((data >> 16) & 0xff)
22 #define UNCORE_PCI_DEV_TYPE(data) ((data >> 8) & 0xff)
23 #define UNCORE_PCI_DEV_IDX(data) (data & 0xff)
24 #define UNCORE_EXTRA_PCI_DEV 0xff
25 #define UNCORE_EXTRA_PCI_DEV_MAX 3
27 #define UNCORE_EVENT_CONSTRAINT(c, n) EVENT_CONSTRAINT(c, n, 0xff)
29 struct pci_extra_dev {
30 struct pci_dev *dev[UNCORE_EXTRA_PCI_DEV_MAX];
33 struct intel_uncore_ops;
34 struct intel_uncore_pmu;
35 struct intel_uncore_box;
36 struct uncore_event_desc;
38 struct intel_uncore_type {
47 unsigned event_mask_ext;
52 unsigned num_shared_regs:8;
53 unsigned single_fixed:1;
54 unsigned pair_ctr_ctl:1;
55 unsigned *msr_offsets;
56 struct event_constraint unconstrainted;
57 struct event_constraint *constraints;
58 struct intel_uncore_pmu *pmus;
59 struct intel_uncore_ops *ops;
60 struct uncore_event_desc *event_descs;
61 const struct attribute_group *attr_groups[4];
62 struct pmu *pmu; /* for custom pmu ops */
65 #define pmu_group attr_groups[0]
66 #define format_group attr_groups[1]
67 #define events_group attr_groups[2]
69 struct intel_uncore_ops {
70 void (*init_box)(struct intel_uncore_box *);
71 void (*exit_box)(struct intel_uncore_box *);
72 void (*disable_box)(struct intel_uncore_box *);
73 void (*enable_box)(struct intel_uncore_box *);
74 void (*disable_event)(struct intel_uncore_box *, struct perf_event *);
75 void (*enable_event)(struct intel_uncore_box *, struct perf_event *);
76 u64 (*read_counter)(struct intel_uncore_box *, struct perf_event *);
77 int (*hw_config)(struct intel_uncore_box *, struct perf_event *);
78 struct event_constraint *(*get_constraint)(struct intel_uncore_box *,
80 void (*put_constraint)(struct intel_uncore_box *, struct perf_event *);
83 struct intel_uncore_pmu {
85 char name[UNCORE_PMU_NAME_LEN];
90 struct intel_uncore_type *type;
91 struct intel_uncore_box **boxes;
94 struct intel_uncore_extra_reg {
96 u64 config, config1, config2;
100 struct intel_uncore_box {
103 int n_active; /* number of active events */
105 int cpu; /* cpu to collect events */
108 struct perf_event *events[UNCORE_PMC_IDX_MAX];
109 struct perf_event *event_list[UNCORE_PMC_IDX_MAX];
110 struct event_constraint *event_constraint[UNCORE_PMC_IDX_MAX];
111 unsigned long active_mask[BITS_TO_LONGS(UNCORE_PMC_IDX_MAX)];
112 u64 tags[UNCORE_PMC_IDX_MAX];
113 struct pci_dev *pci_dev;
114 struct intel_uncore_pmu *pmu;
115 u64 hrtimer_duration; /* hrtimer timeout for this box */
116 struct hrtimer hrtimer;
117 struct list_head list;
118 struct list_head active_list;
120 struct intel_uncore_extra_reg shared_regs[0];
123 #define UNCORE_BOX_FLAG_INITIATED 0
124 #define UNCORE_BOX_FLAG_CTL_OFFS8 1 /* event config registers are 8-byte apart */
126 struct uncore_event_desc {
127 struct kobj_attribute attr;
132 struct list_head list;
134 int pbus_to_physid[256];
137 struct pci2phy_map *__find_pci2phy_map(int segment);
139 ssize_t uncore_event_show(struct kobject *kobj,
140 struct kobj_attribute *attr, char *buf);
142 #define INTEL_UNCORE_EVENT_DESC(_name, _config) \
144 .attr = __ATTR(_name, 0444, uncore_event_show, NULL), \
148 #define DEFINE_UNCORE_FORMAT_ATTR(_var, _name, _format) \
149 static ssize_t __uncore_##_var##_show(struct kobject *kobj, \
150 struct kobj_attribute *attr, \
153 BUILD_BUG_ON(sizeof(_format) >= PAGE_SIZE); \
154 return sprintf(page, _format "\n"); \
156 static struct kobj_attribute format_attr_##_var = \
157 __ATTR(_name, 0444, __uncore_##_var##_show, NULL)
159 static inline unsigned uncore_pci_box_ctl(struct intel_uncore_box *box)
161 return box->pmu->type->box_ctl;
164 static inline unsigned uncore_pci_fixed_ctl(struct intel_uncore_box *box)
166 return box->pmu->type->fixed_ctl;
169 static inline unsigned uncore_pci_fixed_ctr(struct intel_uncore_box *box)
171 return box->pmu->type->fixed_ctr;
175 unsigned uncore_pci_event_ctl(struct intel_uncore_box *box, int idx)
177 if (test_bit(UNCORE_BOX_FLAG_CTL_OFFS8, &box->flags))
178 return idx * 8 + box->pmu->type->event_ctl;
180 return idx * 4 + box->pmu->type->event_ctl;
184 unsigned uncore_pci_perf_ctr(struct intel_uncore_box *box, int idx)
186 return idx * 8 + box->pmu->type->perf_ctr;
189 static inline unsigned uncore_msr_box_offset(struct intel_uncore_box *box)
191 struct intel_uncore_pmu *pmu = box->pmu;
192 return pmu->type->msr_offsets ?
193 pmu->type->msr_offsets[pmu->pmu_idx] :
194 pmu->type->msr_offset * pmu->pmu_idx;
197 static inline unsigned uncore_msr_box_ctl(struct intel_uncore_box *box)
199 if (!box->pmu->type->box_ctl)
201 return box->pmu->type->box_ctl + uncore_msr_box_offset(box);
204 static inline unsigned uncore_msr_fixed_ctl(struct intel_uncore_box *box)
206 if (!box->pmu->type->fixed_ctl)
208 return box->pmu->type->fixed_ctl + uncore_msr_box_offset(box);
211 static inline unsigned uncore_msr_fixed_ctr(struct intel_uncore_box *box)
213 return box->pmu->type->fixed_ctr + uncore_msr_box_offset(box);
217 unsigned uncore_msr_event_ctl(struct intel_uncore_box *box, int idx)
219 return box->pmu->type->event_ctl +
220 (box->pmu->type->pair_ctr_ctl ? 2 * idx : idx) +
221 uncore_msr_box_offset(box);
225 unsigned uncore_msr_perf_ctr(struct intel_uncore_box *box, int idx)
227 return box->pmu->type->perf_ctr +
228 (box->pmu->type->pair_ctr_ctl ? 2 * idx : idx) +
229 uncore_msr_box_offset(box);
233 unsigned uncore_fixed_ctl(struct intel_uncore_box *box)
236 return uncore_pci_fixed_ctl(box);
238 return uncore_msr_fixed_ctl(box);
242 unsigned uncore_fixed_ctr(struct intel_uncore_box *box)
245 return uncore_pci_fixed_ctr(box);
247 return uncore_msr_fixed_ctr(box);
251 unsigned uncore_event_ctl(struct intel_uncore_box *box, int idx)
254 return uncore_pci_event_ctl(box, idx);
256 return uncore_msr_event_ctl(box, idx);
260 unsigned uncore_perf_ctr(struct intel_uncore_box *box, int idx)
263 return uncore_pci_perf_ctr(box, idx);
265 return uncore_msr_perf_ctr(box, idx);
268 static inline int uncore_perf_ctr_bits(struct intel_uncore_box *box)
270 return box->pmu->type->perf_ctr_bits;
273 static inline int uncore_fixed_ctr_bits(struct intel_uncore_box *box)
275 return box->pmu->type->fixed_ctr_bits;
278 static inline int uncore_num_counters(struct intel_uncore_box *box)
280 return box->pmu->type->num_counters;
283 static inline void uncore_disable_box(struct intel_uncore_box *box)
285 if (box->pmu->type->ops->disable_box)
286 box->pmu->type->ops->disable_box(box);
289 static inline void uncore_enable_box(struct intel_uncore_box *box)
291 if (box->pmu->type->ops->enable_box)
292 box->pmu->type->ops->enable_box(box);
295 static inline void uncore_disable_event(struct intel_uncore_box *box,
296 struct perf_event *event)
298 box->pmu->type->ops->disable_event(box, event);
301 static inline void uncore_enable_event(struct intel_uncore_box *box,
302 struct perf_event *event)
304 box->pmu->type->ops->enable_event(box, event);
307 static inline u64 uncore_read_counter(struct intel_uncore_box *box,
308 struct perf_event *event)
310 return box->pmu->type->ops->read_counter(box, event);
313 static inline void uncore_box_init(struct intel_uncore_box *box)
315 if (!test_and_set_bit(UNCORE_BOX_FLAG_INITIATED, &box->flags)) {
316 if (box->pmu->type->ops->init_box)
317 box->pmu->type->ops->init_box(box);
321 static inline void uncore_box_exit(struct intel_uncore_box *box)
323 if (test_and_clear_bit(UNCORE_BOX_FLAG_INITIATED, &box->flags)) {
324 if (box->pmu->type->ops->exit_box)
325 box->pmu->type->ops->exit_box(box);
329 static inline bool uncore_box_is_fake(struct intel_uncore_box *box)
331 return (box->pkgid < 0);
334 static inline struct intel_uncore_pmu *uncore_event_to_pmu(struct perf_event *event)
336 return container_of(event->pmu, struct intel_uncore_pmu, pmu);
339 static inline struct intel_uncore_box *uncore_event_to_box(struct perf_event *event)
341 return event->pmu_private;
344 struct intel_uncore_box *uncore_pmu_to_box(struct intel_uncore_pmu *pmu, int cpu);
345 u64 uncore_msr_read_counter(struct intel_uncore_box *box, struct perf_event *event);
346 void uncore_pmu_start_hrtimer(struct intel_uncore_box *box);
347 void uncore_pmu_cancel_hrtimer(struct intel_uncore_box *box);
348 void uncore_pmu_event_read(struct perf_event *event);
349 void uncore_perf_event_update(struct intel_uncore_box *box, struct perf_event *event);
350 struct event_constraint *
351 uncore_get_constraint(struct intel_uncore_box *box, struct perf_event *event);
352 void uncore_put_constraint(struct intel_uncore_box *box, struct perf_event *event);
353 u64 uncore_shared_reg_config(struct intel_uncore_box *box, int idx);
355 extern struct intel_uncore_type **uncore_msr_uncores;
356 extern struct intel_uncore_type **uncore_pci_uncores;
357 extern struct pci_driver *uncore_pci_driver;
358 extern raw_spinlock_t pci2phy_map_lock;
359 extern struct list_head pci2phy_map_head;
360 extern struct pci_extra_dev *uncore_extra_pci_dev;
361 extern struct event_constraint uncore_constraint_empty;
363 /* perf_event_intel_uncore_snb.c */
364 int snb_uncore_pci_init(void);
365 int ivb_uncore_pci_init(void);
366 int hsw_uncore_pci_init(void);
367 int bdw_uncore_pci_init(void);
368 int skl_uncore_pci_init(void);
369 void snb_uncore_cpu_init(void);
370 void nhm_uncore_cpu_init(void);
371 void skl_uncore_cpu_init(void);
372 int snb_pci2phy_map_init(int devid);
374 /* perf_event_intel_uncore_snbep.c */
375 int snbep_uncore_pci_init(void);
376 void snbep_uncore_cpu_init(void);
377 int ivbep_uncore_pci_init(void);
378 void ivbep_uncore_cpu_init(void);
379 int hswep_uncore_pci_init(void);
380 void hswep_uncore_cpu_init(void);
381 int bdx_uncore_pci_init(void);
382 void bdx_uncore_cpu_init(void);
383 int knl_uncore_pci_init(void);
384 void knl_uncore_cpu_init(void);
385 int skx_uncore_pci_init(void);
386 void skx_uncore_cpu_init(void);
388 /* perf_event_intel_uncore_nhmex.c */
389 void nhmex_uncore_cpu_init(void);