arch/x86/cpu/coreboot/coreboot.c

   1 /*
   2  * Copyright (c) 2011 The Chromium OS Authors.
   3  * (C) Copyright 2008
   4  * Graeme Russ, graeme.russ@gmail.com.
   5  *
   6  * SPDX-License-Identifier:     GPL-2.0+
   7  */
   8
   9 #include <common.h>
  10 #include <fdtdec.h>
  11 #include <asm/io.h>
  12 #include <asm/msr.h>
  13 #include <asm/mtrr.h>
  14 #include <asm/arch/sysinfo.h>
  15 #include <asm/arch/timestamp.h>
  16
  17 DECLARE_GLOBAL_DATA_PTR;
  18
  19 int arch_cpu_init(void)
  20 {
  21         int ret = get_coreboot_info(&lib_sysinfo);
  22         if (ret != 0) {
  23                 printf("Failed to parse coreboot tables.\n");
  24                 return ret;
  25         }
  26
  27         timestamp_init();
  28
  29         return x86_cpu_init_f();
  30 }
  31
  32 int board_early_init_f(void)
  33 {
  34         return 0;
  35 }
  36
  37 int checkcpu(void)
  38 {
  39         return 0;
  40 }
  41
  42 int print_cpuinfo(void)
  43 {
  44         return default_print_cpuinfo();
  45 }
  46
  47 static void board_final_cleanup(void)
  48 {
  49         /*
  50          * Un-cache the ROM so the kernel has one
  51          * more MTRR available.
  52          *
  53          * Coreboot should have assigned this to the
  54          * top available variable MTRR.
  55          */
  56         u8 top_mtrr = (native_read_msr(MTRR_CAP_MSR) & 0xff) - 1;
  57         u8 top_type = native_read_msr(MTRR_PHYS_BASE_MSR(top_mtrr)) & 0xff;
  58
  59         /* Make sure this MTRR is the correct Write-Protected type */
  60         if (top_type == MTRR_TYPE_WRPROT) {
  61                 struct mtrr_state state;
  62
  63                 mtrr_open(&state);
  64                 wrmsrl(MTRR_PHYS_BASE_MSR(top_mtrr), 0);
  65                 wrmsrl(MTRR_PHYS_MASK_MSR(top_mtrr), 0);
  66                 mtrr_close(&state);
  67         }
  68
  69         if (!fdtdec_get_config_bool(gd->fdt_blob, "u-boot,no-apm-finalize")) {
  70                 /*
  71                  * Issue SMI to coreboot to lock down ME and registers
  72                  * when allowed via device tree
  73                  */
  74                 printf("Finalizing coreboot\n");
  75                 outb(0xcb, 0xb2);
  76         }
  77 }
  78
  79 int last_stage_init(void)
  80 {
  81         if (gd->flags & GD_FLG_COLD_BOOT)
  82                 timestamp_add_to_bootstage();
  83
  84         board_final_cleanup();
  85
  86         return 0;
  87 }
  88
  89 int misc_init_r(void)
  90 {
  91         return 0;
  92 }
  93
  94 int arch_misc_init(void)
  95 {
  96         return 0;
  97 }