4 config PPC_SPINTABLE_COMPATIBLE
8 To comply with ePAPR 1.1, the spin table has been moved to
9 cache-enabled memory. Old OS may not work with this change. A patch
10 is waiting to be accepted for Linux kernel. Other OS needs similar
11 fix to spin table. For OSes with old spin table code, we can enable
12 this temporary fix by setting environmental variable
13 "spin_table_compat". For new OSes, set "spin_table_compat=no". After
14 Linux is fixed, we can remove this macro and related code. For now,
15 it is enabled by default.
21 bool "Enable the 'errata' command"
25 This enables the 'errata' command which displays a list of errata
26 work-arounds which are enabled for the current board.
28 config FSL_PREPBL_ESDHC_BOOT_SECTOR
29 bool "Generate QorIQ pre-PBL eSDHC boot sector"
33 With this option final image would have prepended QorIQ pre-PBL eSDHC
34 boot sector suitable for SD card images. This boot sector instruct
35 BootROM to configure L2 SRAM and eSDHC then load image from SD card
36 into L2 SRAM and finally jump to image entry point.
38 This is alternative to Freescale boot_format tool, but works only for
39 SD card images and only for L2 SRAM booting. U-Boot images generated
40 with this option should not passed to boot_format tool.
42 For other configuration like booting from eSPI or configuring SDRAM
43 please use Freescale boot_format tool without this option. See file
44 doc/README.mpc85xx-sd-spi-boot
46 config FSL_PREPBL_ESDHC_BOOT_SECTOR_START
47 int "QorIQ pre-PBL eSDHC boot sector start offset"
48 depends on FSL_PREPBL_ESDHC_BOOT_SECTOR
52 QorIQ pre-PBL eSDHC boot sector may be located on one of the first
53 24 SD card sectors. Select SD card sector on which final U-Boot
54 image (with this boot sector) would be installed.
56 By default first SD card sector (0) is used. But this may be changed
57 to allow installing U-Boot image on some partition (with fixed start
60 Please note that any sector on SD card prior this boot sector must
61 not contain ASCII "BOOT" bytes at sector offset 0x40.
63 config FSL_PREPBL_ESDHC_BOOT_SECTOR_DATA
64 int "Relative data sector for QorIQ pre-PBL eSDHC boot sector"
65 depends on FSL_PREPBL_ESDHC_BOOT_SECTOR
69 Select data sector from the beginning of QorIQ pre-PBL eSDHC boot
70 sector on which would be stored raw U-Boot image.
72 By default is it second sector (1) which is the first available free
73 sector (on the first sector is stored boot sector). It can be any
74 sector number which offset in bytes can be expressed by 32-bit number.
76 In case this final U-Boot image (with this boot sector) is put on
77 the FAT32 partition into reserved boot area, this data sector needs
78 to be at least 2 (third sector) because FAT32 use second sector for
82 prompt "Target select"
85 config TARGET_SOCRATES
86 bool "Support socrates"
91 bool "Support P3041DS"
94 select BOARD_LATE_INIT if CHAIN_OF_TRUST
100 bool "Support P4080DS"
103 select BOARD_LATE_INIT if CHAIN_OF_TRUST
108 config TARGET_P5040DS
109 bool "Support P5040DS"
112 select BOARD_LATE_INIT if CHAIN_OF_TRUST
114 select SYS_FSL_RAID_ENGINE
118 config TARGET_MPC8548CDS
119 bool "Support MPC8548CDS"
122 select SYS_CACHE_SHIFT_5
124 config TARGET_P1010RDB_PA
125 bool "Support P1010RDB_PA"
127 select BOARD_LATE_INIT if CHAIN_OF_TRUST
130 select SYS_L2_SIZE_256KB
135 config TARGET_P1010RDB_PB
136 bool "Support P1010RDB_PB"
138 select BOARD_LATE_INIT if CHAIN_OF_TRUST
141 select SYS_L2_SIZE_256KB
146 config TARGET_P1020RDB_PC
147 bool "Support P1020RDB-PC"
151 select SYS_L2_SIZE_256KB
156 config TARGET_P1020RDB_PD
157 bool "Support P1020RDB-PD"
161 select SYS_L2_SIZE_256KB
166 config TARGET_P2020RDB
167 bool "Support P2020RDB-PC"
171 select SYS_L2_SIZE_512KB
176 config TARGET_P2041RDB
177 bool "Support P2041RDB"
179 select BOARD_LATE_INIT if CHAIN_OF_TRUST
182 select SYS_L3_SIZE_1024KB
186 config TARGET_QEMU_PPCE500
187 bool "Support qemu-ppce500"
188 select ARCH_QEMU_E500
191 imply OF_HAS_PRIOR_STAGE
193 config TARGET_T1024RDB
194 bool "Support T1024RDB"
196 select BOARD_LATE_INIT if CHAIN_OF_TRUST
199 select FSL_DDR_INTERACTIVE
200 select SYS_L3_SIZE_256KB
204 config TARGET_T1042D4RDB
205 bool "Support T1042D4RDB"
207 select BOARD_LATE_INIT if CHAIN_OF_TRUST
210 select SYS_L3_SIZE_256KB
213 config TARGET_T2080QDS
214 bool "Support T2080QDS"
216 select BOARD_LATE_INIT if CHAIN_OF_TRUST
219 select FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
220 select FSL_DDR_INTERACTIVE
221 select SYS_L3_SIZE_512KB
224 config TARGET_T2080RDB
225 bool "Support T2080RDB"
227 select BOARD_LATE_INIT if CHAIN_OF_TRUST
230 select SYS_L3_SIZE_512KB
234 config TARGET_T4240RDB
235 bool "Support T4240RDB"
239 select FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
240 select SYS_L3_SIZE_512KB
244 config TARGET_KMP204X
245 bool "Support kmp204x"
248 config TARGET_KMCENT2
249 bool "Support kmcent2"
255 select SYS_L3_SIZE_256KB
265 select HETROGENOUS_CLUSTERS
266 select SYS_FSL_DDR_VER_47
267 select SYS_FSL_ERRATUM_A004477
268 select SYS_FSL_ERRATUM_A005871
269 select SYS_FSL_ERRATUM_A006379
270 select SYS_FSL_ERRATUM_A006384
271 select SYS_FSL_ERRATUM_A006475
272 select SYS_FSL_ERRATUM_A006593
273 select SYS_FSL_ERRATUM_A007075
274 select SYS_FSL_ERRATUM_A007186 if CHAIN_OF_TRUST
275 select SYS_FSL_ERRATUM_A007212
276 select SYS_FSL_ERRATUM_A009942
277 select SYS_FSL_HAS_DDR3
278 select SYS_FSL_HAS_SEC
279 select SYS_FSL_QORIQ_CHASSIS2
280 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
281 select SYS_FSL_SEC_BE
282 select SYS_FSL_SEC_COMPAT_4
283 select SYS_FSL_QMAN_V3 if SYS_DPAA_QBMAN
284 select SYS_FSL_USB1_PHY_ENABLE
297 select HETROGENOUS_CLUSTERS
298 select SYS_FSL_DDR_VER_47
299 select SYS_FSL_ERRATUM_A004477
300 select SYS_FSL_ERRATUM_A005871
301 select SYS_FSL_ERRATUM_A006379
302 select SYS_FSL_ERRATUM_A006384
303 select SYS_FSL_ERRATUM_A006475
304 select SYS_FSL_ERRATUM_A006593
305 select SYS_FSL_ERRATUM_A007075
306 select SYS_FSL_ERRATUM_A007186 if CHAIN_OF_TRUST
307 select SYS_FSL_ERRATUM_A007212
308 select SYS_FSL_ERRATUM_A007907
309 select SYS_FSL_ERRATUM_A009942
310 select SYS_FSL_HAS_DDR3
311 select SYS_FSL_HAS_SEC
312 select SYS_FSL_QORIQ_CHASSIS2
313 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
314 select SYS_FSL_SEC_BE
315 select SYS_FSL_SEC_COMPAT_4
316 select SYS_FSL_SRDS_1
317 select SYS_FSL_SRDS_2
318 select SYS_FSL_SRIO_LIODN
319 select SYS_FSL_QMAN_V3 if SYS_DPAA_QBMAN
320 select SYS_FSL_USB1_PHY_ENABLE
330 select SYS_FSL_DDR_VER_44
331 select SYS_FSL_ERRATUM_A004477
332 select SYS_FSL_ERRATUM_A005125
333 select SYS_FSL_ERRATUM_ESDHC111
334 select SYS_FSL_HAS_DDR3
335 select SYS_FSL_HAS_SEC
336 select SYS_FSL_SEC_BE
337 select SYS_FSL_SEC_COMPAT_4
346 select SYS_FSL_DDR_VER_46
347 select SYS_FSL_ERRATUM_A004477
348 select SYS_FSL_ERRATUM_A005125
349 select SYS_FSL_ERRATUM_A005434
350 select SYS_FSL_ERRATUM_ESDHC111
351 select SYS_FSL_ERRATUM_I2C_A004447
352 select SYS_FSL_ERRATUM_IFC_A002769
353 select FSL_PCIE_RESET
354 select SYS_FSL_HAS_DDR3
355 select SYS_FSL_HAS_SEC
356 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v22
357 select SYS_FSL_SEC_BE
358 select SYS_FSL_SEC_COMPAT_4
359 select SYS_PPC_E500_USE_DEBUG_TLB
370 select SYS_FSL_DDR_VER_46
371 select SYS_FSL_ERRATUM_A005125
372 select SYS_FSL_ERRATUM_ESDHC111
373 select FSL_PCIE_RESET
374 select SYS_FSL_HAS_DDR3
375 select SYS_FSL_HAS_SEC
376 select SYS_FSL_SEC_BE
377 select SYS_FSL_SEC_COMPAT_6
378 select SYS_PPC_E500_USE_DEBUG_TLB
387 select SYS_FSL_ERRATUM_A004508
388 select SYS_FSL_ERRATUM_A005125
389 select FSL_PCIE_RESET
390 select SYS_FSL_HAS_DDR2
391 select SYS_FSL_HAS_DDR3
392 select SYS_FSL_HAS_SEC
393 select SYS_FSL_SEC_BE
394 select SYS_FSL_SEC_COMPAT_2
395 select SYS_PPC_E500_USE_DEBUG_TLB
404 select SYS_FSL_HAS_DDR1
410 select SYS_CACHE_SHIFT_5
411 select SYS_FSL_ERRATUM_A005125
412 select FSL_PCIE_RESET
413 select SYS_FSL_HAS_DDR2
414 select SYS_FSL_HAS_SEC
415 select SYS_FSL_SEC_BE
416 select SYS_FSL_SEC_COMPAT_2
417 select SYS_PPC_E500_USE_DEBUG_TLB
424 select SYS_FSL_ERRATUM_A005125
425 select SYS_FSL_ERRATUM_NMG_DDR120
426 select SYS_FSL_ERRATUM_NMG_LBC103
427 select SYS_FSL_ERRATUM_NMG_ETSEC129
428 select SYS_FSL_ERRATUM_I2C_A004447
429 select FSL_PCIE_RESET
430 select SYS_FSL_HAS_DDR2
431 select SYS_FSL_HAS_DDR1
432 select SYS_FSL_HAS_SEC
434 select SYS_FSL_SEC_BE
435 select SYS_FSL_SEC_COMPAT_2
436 select SYS_PPC_E500_USE_DEBUG_TLB
442 select SYS_FSL_HAS_DDR1
446 select A003399_NOR_WORKAROUND if SYS_FSL_ERRATUM_IFC_A003399 && !SPL
449 select SYS_CACHE_SHIFT_5
450 select SYS_HAS_SERDES
451 select SYS_FSL_ERRATUM_A004477
452 select SYS_FSL_ERRATUM_A004508
453 select SYS_FSL_ERRATUM_A005125
454 select SYS_FSL_ERRATUM_A005275
455 select SYS_FSL_ERRATUM_A006261
456 select SYS_FSL_ERRATUM_A007075
457 select SYS_FSL_ERRATUM_ESDHC111
458 select SYS_FSL_ERRATUM_I2C_A004447
459 select SYS_FSL_ERRATUM_IFC_A002769
460 select SYS_FSL_ERRATUM_P1010_A003549
461 select SYS_FSL_ERRATUM_SEC_A003571
462 select SYS_FSL_ERRATUM_IFC_A003399
463 select FSL_PCIE_RESET
464 select SYS_FSL_HAS_DDR3
465 select SYS_FSL_HAS_SEC
466 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v22
467 select SYS_FSL_SEC_BE
468 select SYS_FSL_SEC_COMPAT_4
469 select SYS_FSL_USB1_PHY_ENABLE
470 select SYS_PPC_E500_USE_DEBUG_TLB
484 select SYS_FSL_ERRATUM_A004508
485 select SYS_FSL_ERRATUM_A005125
486 select SYS_FSL_ERRATUM_ELBC_A001
487 select SYS_FSL_ERRATUM_ESDHC111
488 select FSL_PCIE_DISABLE_ASPM
489 select SYS_FSL_HAS_DDR3
490 select SYS_FSL_HAS_SEC
491 select SYS_FSL_SEC_BE
492 select SYS_FSL_SEC_COMPAT_2
493 select SYS_PPC_E500_USE_DEBUG_TLB
500 select SYS_CACHE_SHIFT_5
501 select SYS_FSL_ERRATUM_A004508
502 select SYS_FSL_ERRATUM_A005125
503 select SYS_FSL_ERRATUM_ELBC_A001
504 select SYS_FSL_ERRATUM_ESDHC111
505 select FSL_PCIE_DISABLE_ASPM
506 select FSL_PCIE_RESET
507 select SYS_FSL_HAS_DDR3
508 select SYS_FSL_HAS_SEC
509 select SYS_FSL_SEC_BE
510 select SYS_FSL_SEC_COMPAT_2
511 select SYS_PPC_E500_USE_DEBUG_TLB
522 select SYS_FSL_ERRATUM_A004508
523 select SYS_FSL_ERRATUM_A005125
524 select SYS_FSL_ERRATUM_ELBC_A001
525 select SYS_FSL_ERRATUM_ESDHC111
526 select FSL_PCIE_DISABLE_ASPM
527 select FSL_PCIE_RESET
528 select SYS_FSL_HAS_DDR3
529 select SYS_FSL_HAS_SEC
530 select SYS_FSL_SEC_BE
531 select SYS_FSL_SEC_COMPAT_2
532 select SYS_PPC_E500_USE_DEBUG_TLB
543 select SYS_FSL_ERRATUM_A004508
544 select SYS_FSL_ERRATUM_A005125
545 select SYS_FSL_ERRATUM_I2C_A004447
546 select FSL_PCIE_RESET
547 select SYS_FSL_HAS_DDR3
548 select SYS_FSL_HAS_SEC
549 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v22
550 select SYS_FSL_SEC_BE
551 select SYS_FSL_SEC_COMPAT_4
557 select SYS_FSL_ERRATUM_A004508
558 select SYS_FSL_ERRATUM_A005125
559 select SYS_FSL_ERRATUM_ELBC_A001
560 select SYS_FSL_ERRATUM_ESDHC111
561 select FSL_PCIE_DISABLE_ASPM
562 select FSL_PCIE_RESET
563 select SYS_FSL_HAS_DDR3
564 select SYS_FSL_HAS_SEC
566 select SYS_FSL_SEC_BE
567 select SYS_FSL_SEC_COMPAT_2
568 select SYS_PPC_E500_USE_DEBUG_TLB
580 select SYS_FSL_ERRATUM_A004508
581 select SYS_FSL_ERRATUM_A005125
582 select SYS_FSL_ERRATUM_ELBC_A001
583 select SYS_FSL_ERRATUM_ESDHC111
584 select FSL_PCIE_DISABLE_ASPM
585 select FSL_PCIE_RESET
586 select SYS_FSL_HAS_DDR3
587 select SYS_FSL_HAS_SEC
588 select SYS_FSL_SEC_BE
589 select SYS_FSL_SEC_COMPAT_2
590 select SYS_PPC_E500_USE_DEBUG_TLB
599 select SYS_CACHE_SHIFT_5
600 select SYS_FSL_ERRATUM_A004477
601 select SYS_FSL_ERRATUM_A004508
602 select SYS_FSL_ERRATUM_A005125
603 select SYS_FSL_ERRATUM_ESDHC111
604 select SYS_FSL_ERRATUM_ESDHC_A001
605 select FSL_PCIE_RESET
606 select SYS_FSL_HAS_DDR3
607 select SYS_FSL_HAS_SEC
608 select SYS_FSL_SEC_BE
609 select SYS_FSL_SEC_COMPAT_2
610 select SYS_PPC_E500_USE_DEBUG_TLB
619 select BACKSIDE_L2_CACHE
622 select SYS_CACHE_SHIFT_6
626 select SYS_FSL_ERRATUM_A004510
627 select SYS_FSL_ERRATUM_A004849
628 select SYS_FSL_ERRATUM_A005275
629 select SYS_FSL_ERRATUM_A006261
630 select SYS_FSL_ERRATUM_CPU_A003999
631 select SYS_FSL_ERRATUM_DDR_A003
632 select SYS_FSL_ERRATUM_DDR_A003474
633 select SYS_FSL_ERRATUM_ESDHC111
634 select SYS_FSL_ERRATUM_I2C_A004447
635 select SYS_FSL_ERRATUM_NMG_CPU_A011
636 select SYS_FSL_ERRATUM_SRIO_A004034
637 select SYS_FSL_ERRATUM_USB14
638 select SYS_FSL_HAS_DDR3
639 select SYS_FSL_HAS_SEC
640 select SYS_FSL_QORIQ_CHASSIS1
641 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v22
642 select SYS_FSL_SEC_BE
643 select SYS_FSL_SEC_COMPAT_4
644 select SYS_FSL_USB1_PHY_ENABLE
645 select SYS_FSL_USB2_PHY_ENABLE
651 select BACKSIDE_L2_CACHE
655 select SYS_CACHE_SHIFT_6
656 select SYS_FSL_DDR_VER_44
657 select SYS_FSL_ERRATUM_A004510
658 select SYS_FSL_ERRATUM_A004849
659 select SYS_FSL_ERRATUM_A005275
660 select SYS_FSL_ERRATUM_A005812
661 select SYS_FSL_ERRATUM_A006261
662 select SYS_FSL_ERRATUM_CPU_A003999
663 select SYS_FSL_ERRATUM_DDR_A003
664 select SYS_FSL_ERRATUM_DDR_A003474
665 select SYS_FSL_ERRATUM_ESDHC111
666 select SYS_FSL_ERRATUM_I2C_A004447
667 select SYS_FSL_ERRATUM_NMG_CPU_A011
668 select SYS_FSL_ERRATUM_SRIO_A004034
669 select SYS_FSL_ERRATUM_USB14
670 select SYS_FSL_HAS_DDR3
671 select SYS_FSL_HAS_SEC
672 select SYS_FSL_QORIQ_CHASSIS1
673 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v22
674 select SYS_FSL_SEC_BE
675 select SYS_FSL_SEC_COMPAT_4
676 select SYS_FSL_USB1_PHY_ENABLE
677 select SYS_FSL_USB2_PHY_ENABLE
686 select BACKSIDE_L2_CACHE
690 select SYS_CACHE_SHIFT_6
691 select SYS_FSL_DDR_VER_44
692 select SYS_FSL_ERRATUM_A004510
693 select SYS_FSL_ERRATUM_A004580
694 select SYS_FSL_ERRATUM_A004849
695 select SYS_FSL_ERRATUM_A005812
696 select SYS_FSL_ERRATUM_A007075
697 select SYS_FSL_ERRATUM_CPC_A002
698 select SYS_FSL_ERRATUM_CPC_A003
699 select SYS_FSL_ERRATUM_CPU_A003999
700 select SYS_FSL_ERRATUM_DDR_A003
701 select SYS_FSL_ERRATUM_DDR_A003474
702 select SYS_FSL_ERRATUM_ELBC_A001
703 select SYS_FSL_ERRATUM_ESDHC111
704 select SYS_FSL_ERRATUM_ESDHC13
705 select SYS_FSL_ERRATUM_ESDHC135
706 select SYS_FSL_ERRATUM_I2C_A004447
707 select SYS_FSL_ERRATUM_NMG_CPU_A011
708 select SYS_FSL_ERRATUM_SRIO_A004034
709 select SYS_FSL_PCIE_COMPAT_P4080_PCIE
710 select SYS_P4080_ERRATUM_CPU22
711 select SYS_P4080_ERRATUM_PCIE_A003
712 select SYS_P4080_ERRATUM_SERDES8
713 select SYS_P4080_ERRATUM_SERDES9
714 select SYS_P4080_ERRATUM_SERDES_A001
715 select SYS_P4080_ERRATUM_SERDES_A005
716 select SYS_FSL_HAS_DDR3
717 select SYS_FSL_HAS_SEC
718 select SYS_FSL_QORIQ_CHASSIS1
720 select SYS_FSL_SEC_BE
721 select SYS_FSL_SEC_COMPAT_4
729 select BACKSIDE_L2_CACHE
733 select SYS_CACHE_SHIFT_6
734 select SYS_FSL_DDR_VER_44
735 select SYS_FSL_ERRATUM_A004510
736 select SYS_FSL_ERRATUM_A004699
737 select SYS_FSL_ERRATUM_A005275
738 select SYS_FSL_ERRATUM_A005812
739 select SYS_FSL_ERRATUM_A006261
740 select SYS_FSL_ERRATUM_DDR_A003
741 select SYS_FSL_ERRATUM_DDR_A003474
742 select SYS_FSL_ERRATUM_ESDHC111
743 select SYS_FSL_ERRATUM_USB14
744 select SYS_FSL_HAS_DDR3
745 select SYS_FSL_HAS_SEC
746 select SYS_FSL_QORIQ_CHASSIS1
747 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
748 select SYS_FSL_SEC_BE
749 select SYS_FSL_SEC_COMPAT_4
750 select SYS_FSL_USB1_PHY_ENABLE
751 select SYS_FSL_USB2_PHY_ENABLE
758 config ARCH_QEMU_E500
760 select SYS_CACHE_SHIFT_5
764 select BACKSIDE_L2_CACHE
769 select SYS_CACHE_SHIFT_6
771 select SYS_FSL_DDR_VER_50
772 select SYS_FSL_ERRATUM_A008378
773 select SYS_FSL_ERRATUM_A008109
774 select SYS_FSL_ERRATUM_A009663
775 select SYS_FSL_ERRATUM_A009942
776 select SYS_FSL_ERRATUM_ESDHC111
777 select SYS_FSL_HAS_DDR3
778 select SYS_FSL_HAS_DDR4
779 select SYS_FSL_HAS_SEC
780 select SYS_FSL_QORIQ_CHASSIS2
781 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
782 select SYS_FSL_SEC_BE
783 select SYS_FSL_SEC_COMPAT_5
784 select SYS_FSL_SINGLE_SOURCE_CLK
785 select SYS_FSL_SRDS_1
786 select SYS_FSL_QMAN_V3 if SYS_DPAA_QBMAN
787 select SYS_FSL_USB_DUAL_PHY_ENABLE
796 select BACKSIDE_L2_CACHE
801 select SYS_CACHE_SHIFT_6
804 select SYS_FSL_DDR_VER_50
805 select SYS_FSL_ERRATUM_A008044
806 select SYS_FSL_ERRATUM_A008378
807 select SYS_FSL_ERRATUM_A008109
808 select SYS_FSL_ERRATUM_A009663
809 select SYS_FSL_ERRATUM_A009942
810 select SYS_FSL_ERRATUM_ESDHC111
811 select SYS_FSL_HAS_DDR3
812 select SYS_FSL_HAS_DDR4
813 select SYS_FSL_HAS_SEC
814 select SYS_FSL_QORIQ_CHASSIS2
815 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
816 select SYS_FSL_SEC_BE
817 select SYS_FSL_SEC_COMPAT_5
818 select SYS_FSL_SINGLE_SOURCE_CLK
819 select SYS_FSL_SRDS_1
820 select SYS_FSL_QMAN_V3 if SYS_DPAA_QBMAN
821 select SYS_FSL_USB_DUAL_PHY_ENABLE
829 select BACKSIDE_L2_CACHE
834 select SYS_CACHE_SHIFT_6
837 select SYS_FSL_DDR_VER_50
838 select SYS_FSL_ERRATUM_A008044
839 select SYS_FSL_ERRATUM_A008378
840 select SYS_FSL_ERRATUM_A008109
841 select SYS_FSL_ERRATUM_A009663
842 select SYS_FSL_ERRATUM_A009942
843 select SYS_FSL_ERRATUM_ESDHC111
844 select SYS_FSL_HAS_DDR3
845 select SYS_FSL_HAS_DDR4
846 select SYS_FSL_HAS_SEC
847 select SYS_FSL_QORIQ_CHASSIS2
848 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
849 select SYS_FSL_SEC_BE
850 select SYS_FSL_SEC_COMPAT_5
851 select SYS_FSL_SINGLE_SOURCE_CLK
852 select SYS_FSL_SRDS_1
853 select SYS_FSL_QMAN_V3 if SYS_DPAA_QBMAN
854 select SYS_FSL_USB_DUAL_PHY_ENABLE
866 select SYS_CACHE_SHIFT_6
867 select SYS_DPAA_DCE if !NOBQFMAN
868 select SYS_DPAA_FMAN if !NOBQFMAN
869 select SYS_DPAA_PME if !NOBQFMAN
870 select SYS_DPAA_RMAN if !NOBQFMAN
871 select SYS_FSL_DDR_VER_47
872 select SYS_FSL_ERRATUM_A006379
873 select SYS_FSL_ERRATUM_A006593
874 select SYS_FSL_ERRATUM_A007186 if CHAIN_OF_TRUST
875 select SYS_FSL_ERRATUM_A007212
876 select SYS_FSL_ERRATUM_A007815
877 select SYS_FSL_ERRATUM_A007907
878 select SYS_FSL_ERRATUM_A008109
879 select SYS_FSL_ERRATUM_A009942
880 select SYS_FSL_ERRATUM_ESDHC111
881 select FSL_PCIE_RESET
882 select SYS_FSL_HAS_DDR3
883 select SYS_FSL_HAS_SEC
884 select SYS_FSL_QORIQ_CHASSIS2
885 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v30
886 select SYS_FSL_SEC_BE
887 select SYS_FSL_SEC_COMPAT_4
888 select SYS_FSL_SRDS_1
889 select SYS_FSL_SRDS_2
890 select SYS_FSL_SRIO_LIODN
891 select SYS_FSL_QMAN_V3 if SYS_DPAA_QBMAN
892 select SYS_FSL_USB_DUAL_PHY_ENABLE
893 select SYS_PMAN if !NOBQFMAN
908 select SYS_CACHE_SHIFT_6
909 select SYS_DPAA_DCE if !NOBQFMAN
910 select SYS_DPAA_FMAN if !NOBQFMAN
911 select SYS_DPAA_PME if !NOBQFMAN
912 select SYS_DPAA_RMAN if !NOBQFMAN
913 select SYS_FSL_DDR_VER_47
914 select SYS_FSL_ERRATUM_A004468
915 select SYS_FSL_ERRATUM_A005871
916 select SYS_FSL_ERRATUM_A006261
917 select SYS_FSL_ERRATUM_A006379
918 select SYS_FSL_ERRATUM_A006593
919 select SYS_FSL_ERRATUM_A007186 if CHAIN_OF_TRUST
920 select SYS_FSL_ERRATUM_A007798
921 select SYS_FSL_ERRATUM_A007815
922 select SYS_FSL_ERRATUM_A007907
923 select SYS_FSL_ERRATUM_A008109
924 select SYS_FSL_ERRATUM_A009942
925 select SYS_FSL_HAS_DDR3
926 select SYS_FSL_HAS_SEC
927 select SYS_FSL_QORIQ_CHASSIS2
928 select SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v30
929 select SYS_FSL_SEC_BE
930 select SYS_FSL_SEC_COMPAT_4
931 select SYS_FSL_SRDS_1
932 select SYS_FSL_SRDS_2
933 select SYS_FSL_SRIO_LIODN
934 select SYS_FSL_QMAN_V3 if SYS_DPAA_QBMAN
935 select SYS_FSL_USB_DUAL_PHY_ENABLE
936 select SYS_PMAN if !NOBQFMAN
944 config MPC85XX_HAVE_RESET_VECTOR
945 bool "Indicate reset vector at CFG_RESET_VECTOR_ADDRESS - 0xffc"
949 bool "toggle branch predition"
959 Enable PowerPC E500 cores, including e500v1, e500v2, e500mc
966 Enble PowerPC E500MC core
975 Enable PowerPC E6500 core
983 Use Freescale common code for Local Access Window
985 config HETROGENOUS_CLUSTERS
989 int "Maximum number of CPUs permitted for MPC85xx"
990 default 12 if ARCH_T4240
991 default 8 if ARCH_P4080
992 default 4 if ARCH_B4860 || \
999 default 2 if ARCH_B4420 || \
1010 Set this number to the maximum number of possible CPUs in the SoC.
1011 SoCs may have multiple clusters with each cluster may have multiple
1012 ports. If some ports are reserved but higher ports are used for
1013 cores, count the reserved ports. This will allocate enough memory
1014 in spin table to properly handle all cores.
1016 config SYS_CCSRBAR_DEFAULT
1017 hex "Default CCSRBAR address"
1018 default 0xff700000 if ARCH_BSC9131 || \
1033 default 0xff600000 if ARCH_P1023
1034 default 0xfe000000 if ARCH_B4420 || \
1045 default 0xe0000000 if ARCH_QEMU_E500
1047 Default value of CCSRBAR comes from power-on-reset. It
1048 is fixed on each SoC. Some SoCs can have different value
1049 if changed by pre-boot regime. The value here must match
1050 the current value in SoC. If not sure, do not change.
1058 config SYS_DPAA_RMAN
1061 config A003399_NOR_WORKAROUND
1064 Enables a workaround for IFC erratum A003399. It is only required
1067 config A008044_WORKAROUND
1070 Enables a workaround for T1040/T1042 erratum A008044. It is only
1071 required during NAND boot and valid for Rev 1.0 SoC revision
1073 config SYS_FSL_ERRATUM_A004468
1076 config SYS_FSL_ERRATUM_A004477
1079 config SYS_FSL_ERRATUM_A004508
1082 config SYS_FSL_ERRATUM_A004580
1085 config SYS_FSL_ERRATUM_A004699
1088 config SYS_FSL_ERRATUM_A004849
1091 config SYS_FSL_ERRATUM_A004510
1094 config SYS_FSL_ERRATUM_A004510_SVR_REV
1096 depends on SYS_FSL_ERRATUM_A004510
1097 default 0x20 if ARCH_P4080
1100 config SYS_FSL_ERRATUM_A004510_SVR_REV2
1102 depends on (SYS_FSL_ERRATUM_A004510 && (ARCH_P2041 || ARCH_P3041))
1105 config SYS_FSL_ERRATUM_A005125
1108 config SYS_FSL_ERRATUM_A005434
1111 config SYS_FSL_ERRATUM_A005812
1114 config SYS_FSL_ERRATUM_A005871
1117 config SYS_FSL_ERRATUM_A005275
1120 config SYS_FSL_ERRATUM_A006261
1123 config SYS_FSL_ERRATUM_A006379
1126 config SYS_FSL_ERRATUM_A006384
1129 config SYS_FSL_ERRATUM_A006475
1132 config SYS_FSL_ERRATUM_A006593
1135 config SYS_FSL_ERRATUM_A007075
1138 config SYS_FSL_ERRATUM_A007186
1141 config SYS_FSL_ERRATUM_A007212
1144 config SYS_FSL_ERRATUM_A007815
1147 config SYS_FSL_ERRATUM_A007798
1150 config SYS_FSL_ERRATUM_A007907
1153 config SYS_FSL_ERRATUM_A008044
1155 select A008044_WORKAROUND if MTD_RAW_NAND
1157 config SYS_FSL_ERRATUM_CPC_A002
1160 config SYS_FSL_ERRATUM_CPC_A003
1163 config SYS_FSL_ERRATUM_CPU_A003999
1166 config SYS_FSL_ERRATUM_ELBC_A001
1169 config SYS_FSL_ERRATUM_I2C_A004447
1172 config SYS_FSL_A004447_SVR_REV
1174 depends on SYS_FSL_ERRATUM_I2C_A004447
1175 default 0x00 if ARCH_MPC8548
1176 default 0x10 if ARCH_P1010
1177 default 0x11 if ARCH_P1023 || ARCH_P2041 || ARCH_BSC9132
1178 default 0x20 if ARCH_P3041 || ARCH_P4080
1180 config SYS_FSL_ERRATUM_IFC_A002769
1183 config SYS_FSL_ERRATUM_IFC_A003399
1186 config SYS_FSL_ERRATUM_NMG_CPU_A011
1189 config SYS_FSL_ERRATUM_NMG_ETSEC129
1192 config SYS_FSL_ERRATUM_NMG_LBC103
1195 config SYS_FSL_ERRATUM_P1010_A003549
1198 config SYS_FSL_ERRATUM_SATA_A001
1201 config SYS_FSL_ERRATUM_SEC_A003571
1204 config SYS_FSL_ERRATUM_SRIO_A004034
1207 config SYS_FSL_ERRATUM_USB14
1210 config SYS_P4080_ERRATUM_CPU22
1213 config SYS_P4080_ERRATUM_PCIE_A003
1216 config SYS_P4080_ERRATUM_SERDES8
1219 config SYS_P4080_ERRATUM_SERDES9
1222 config SYS_P4080_ERRATUM_SERDES_A001
1225 config SYS_P4080_ERRATUM_SERDES_A005
1228 config FSL_PCIE_DISABLE_ASPM
1231 config FSL_PCIE_RESET
1237 config SYS_FSL_RAID_ENGINE
1243 config SYS_FSL_QORIQ_CHASSIS1
1246 config SYS_FSL_QORIQ_CHASSIS2
1249 config SYS_FSL_NUM_LAWS
1250 int "Number of local access windows"
1252 default 32 if ARCH_B4420 || \
1260 default 16 if ARCH_T1024 || \
1263 default 12 if ARCH_BSC9131 || \
1275 default 10 if ARCH_MPC8544 || \
1277 default 8 if ARCH_MPC8540 || \
1280 Number of local access windows. This is fixed per SoC.
1281 If not sure, do not change.
1283 config SYS_FSL_CORES_PER_CLUSTER
1285 depends on SYS_FSL_QORIQ_CHASSIS2
1286 default 4 if ARCH_B4860 || ARCH_T2080 || ARCH_T4240
1287 default 2 if ARCH_B4420
1288 default 1 if ARCH_T1024 || ARCH_T1040 || ARCH_T1042
1290 config SYS_FSL_THREADS_PER_CORE
1292 depends on SYS_FSL_QORIQ_CHASSIS2
1296 config SYS_NUM_TLBCAMS
1297 int "Number of TLB CAM entries"
1298 default 64 if E500MC
1301 Number of TLB CAM entries for Book-E chips. 64 for E500MC,
1302 16 for other E500 SoCs.
1305 bool "Enable L2 cache support"
1307 if HETROGENOUS_CLUSTERS
1315 config PPC_CLUSTER_START
1319 config DSP_CLUSTER_START
1331 config SYS_ETVPE_CLK
1337 default 12 if ARCH_B4860
1338 default 2 if ARCH_B4420
1341 config SYS_L2_SIZE_256KB
1344 config SYS_L2_SIZE_512KB
1349 default 262144 if SYS_L2_SIZE_256KB
1350 default 524288 if SYS_L2_SIZE_512KB
1352 config BACKSIDE_L2_CACHE
1355 config SYS_L3_SIZE_256KB
1358 config SYS_L3_SIZE_512KB
1361 config SYS_L3_SIZE_1024KB
1366 default 262144 if SYS_L3_SIZE_256KB
1367 default 524288 if SYS_L3_SIZE_512KB
1368 default 1048576 if SYS_L3_SIZE_512KB
1373 config SYS_PPC_E500_USE_DEBUG_TLB
1379 config SYS_PPC_E500_DEBUG_TLB
1380 int "Temporary TLB entry for external debugger"
1381 depends on SYS_PPC_E500_USE_DEBUG_TLB
1382 default 0 if ARCH_MPC8544 || ARCH_MPC8548
1383 default 1 if ARCH_MPC8536
1384 default 2 if ARCH_P1011 || \
1390 default 3 if ARCH_P1010 || \
1394 Select a temporary TLB entry to be used during boot to work
1395 around limitations in e500v1 and e500v2 external debugger
1396 support. This reduces the portions of the boot code where
1397 breakpoints and single stepping do not work. The value of this
1398 symbol should be set to the TLB1 entry to be used for this
1399 purpose. If unsure, do not change.
1401 config SYS_FSL_IFC_CLK_DIV
1402 int "Divider of platform clock"
1404 default 2 if ARCH_B4420 || \
1412 Defines divider of platform clock(clock input to
1415 config SYS_FSL_LBC_CLK_DIV
1416 int "Divider of platform clock"
1417 depends on FSL_ELBC || ARCH_MPC8540 || \
1421 default 2 if ARCH_P2041 || \
1428 Defines divider of platform clock(clock input to
1431 config ENABLE_36BIT_PHYS
1432 bool "Enable 36bit physical address space support"
1434 config SYS_BOOK3E_HV
1435 bool "Category E.HV is supported"
1445 config SYS_CPC_REINIT_F
1448 The CPC is configured as SRAM at the time of U-Boot entry and is
1449 required to be re-initialized.
1454 config SYS_CACHE_STASHING
1455 bool "Enable cache stashing"
1457 config SYS_FSL_PCIE_COMPAT_P4080_PCIE
1460 config SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v22
1463 config SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
1466 config SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v30
1469 config SYS_FSL_PCIE_COMPAT
1471 depends on FSL_CORENET
1472 default "fsl,p4080-pcie" if SYS_FSL_PCIE_COMPAT_P4080_PCIE
1473 default "fsl,qoriq-pcie-v2.2" if SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v22
1474 default "fsl,qoriq-pcie-v2.4" if SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v24
1475 default "fsl,qoriq-pcie-v3.0" if SYS_FSL_PCIE_COMPAT_QORIQ_PCIE_v30
1477 Defines the string to utilize when trying to match PCIe device tree
1478 nodes for the given platform.
1480 config SYS_FSL_SINGLE_SOURCE_CLK
1483 config SYS_FSL_SRIO_LIODN
1486 config SYS_FSL_TBCLK_DIV
1488 default 32 if ARCH_P2041 || ARCH_P3041
1489 default 16 if ARCH_P4080 || ARCH_P5040 || ARCH_T4240 || ARCH_B4860 || \
1490 ARCH_B4420 || ARCH_T1040 || ARCH_T1042 || \
1491 ARCH_T1024 || ARCH_T2080
1494 Defines the core time base clock divider ratio compared to the system
1495 clock. On most PQ3 devices this is 8, on newer QorIQ devices it can
1496 be 16 or 32. The ratio varies from SoC to Soc.
1498 config SYS_FSL_USB1_PHY_ENABLE
1501 config SYS_FSL_USB2_PHY_ENABLE
1504 config SYS_FSL_USB_DUAL_PHY_ENABLE
1507 config SYS_MPC85XX_NO_RESETVEC
1508 bool "Discard resetvec section and move bootpg section up"
1509 depends on MPC85xx && !MPC85XX_HAVE_RESET_VECTOR
1511 If this variable is specified, the section .resetvec is not kept and
1512 the section .bootpg is placed in the previous 4k of the .text section.
1514 config SPL_SYS_MPC85XX_NO_RESETVEC
1515 bool "Discard resetvec section and move bootpg section up, in SPL"
1516 depends on MPC85xx && SPL && !MPC85XX_HAVE_RESET_VECTOR
1518 If this variable is specified, the section .resetvec is not kept and
1519 the section .bootpg is placed in the previous 4k of the .text section,
1520 of the SPL portion of the binary.
1522 config TPL_SYS_MPC85XX_NO_RESETVEC
1523 bool "Discard resetvec section and move bootpg section up, in TPL"
1524 depends on MPC85xx && TPL && !MPC85XX_HAVE_RESET_VECTOR
1526 If this variable is specified, the section .resetvec is not kept and
1527 the section .bootpg is placed in the previous 4k of the .text section,
1528 of the SPL portion of the binary.
1533 source "board/emulation/qemu-ppce500/Kconfig"
1534 source "board/freescale/mpc8548cds/Kconfig"
1535 source "board/freescale/p1010rdb/Kconfig"
1536 source "board/freescale/p1_p2_rdb_pc/Kconfig"
1537 source "board/freescale/p2041rdb/Kconfig"
1538 source "board/freescale/t102xrdb/Kconfig"
1539 source "board/freescale/t104xrdb/Kconfig"
1540 source "board/freescale/t208xqds/Kconfig"
1541 source "board/freescale/t208xrdb/Kconfig"
1542 source "board/freescale/t4rdb/Kconfig"
1543 source "board/socrates/Kconfig"