8 bool "Enable the 'errata' command"
12 This enables the 'errata' command which displays a list of errata
13 work-arounds which are enabled for the current board.
16 prompt "Target select"
20 bool "Support sbc8548"
23 config TARGET_SOCRATES
24 bool "Support socrates"
28 bool "Support P3041DS"
31 select BOARD_LATE_INIT if CHAIN_OF_TRUST
36 bool "Support P4080DS"
39 select BOARD_LATE_INIT if CHAIN_OF_TRUST
44 bool "Support P5020DS"
47 select BOARD_LATE_INIT if CHAIN_OF_TRUST
52 bool "Support P5040DS"
55 select BOARD_LATE_INIT if CHAIN_OF_TRUST
59 config TARGET_MPC8541CDS
60 bool "Support MPC8541CDS"
63 config TARGET_MPC8544DS
64 bool "Support MPC8544DS"
68 config TARGET_MPC8548CDS
69 bool "Support MPC8548CDS"
72 config TARGET_MPC8555CDS
73 bool "Support MPC8555CDS"
76 config TARGET_MPC8568MDS
77 bool "Support MPC8568MDS"
80 config TARGET_MPC8569MDS
81 bool "Support MPC8569MDS"
84 config TARGET_MPC8572DS
85 bool "Support MPC8572DS"
87 # Use DDR3 controller with DDR2 DIMMs on this board
88 select SYS_FSL_DDRC_GEN3
92 config TARGET_P1010RDB_PA
93 bool "Support P1010RDB_PA"
95 select BOARD_LATE_INIT if CHAIN_OF_TRUST
102 config TARGET_P1010RDB_PB
103 bool "Support P1010RDB_PB"
105 select BOARD_LATE_INIT if CHAIN_OF_TRUST
112 config TARGET_P1020RDB_PC
113 bool "Support P1020RDB-PC"
121 config TARGET_P1020RDB_PD
122 bool "Support P1020RDB-PD"
130 config TARGET_P1021RDB
131 bool "Support P1021RDB"
139 config TARGET_P1024RDB
140 bool "Support P1024RDB"
148 config TARGET_P2020RDB
149 bool "Support P2020RDB-PC"
157 config TARGET_P2041RDB
158 bool "Support P2041RDB"
160 select BOARD_LATE_INIT if CHAIN_OF_TRUST
165 config TARGET_QEMU_PPCE500
166 bool "Support qemu-ppce500"
167 select ARCH_QEMU_E500
170 config TARGET_T1023RDB
171 bool "Support T1023RDB"
173 select BOARD_LATE_INIT if CHAIN_OF_TRUST
176 select FSL_DDR_INTERACTIVE
180 config TARGET_T1024RDB
181 bool "Support T1024RDB"
183 select BOARD_LATE_INIT if CHAIN_OF_TRUST
186 select FSL_DDR_INTERACTIVE
190 config TARGET_T1040RDB
191 bool "Support T1040RDB"
193 select BOARD_LATE_INIT if CHAIN_OF_TRUST
199 config TARGET_T1040D4RDB
200 bool "Support T1040D4RDB"
202 select BOARD_LATE_INIT if CHAIN_OF_TRUST
208 config TARGET_T1042RDB
209 bool "Support T1042RDB"
211 select BOARD_LATE_INIT if CHAIN_OF_TRUST
216 config TARGET_T1042D4RDB
217 bool "Support T1042D4RDB"
219 select BOARD_LATE_INIT if CHAIN_OF_TRUST
225 config TARGET_T1042RDB_PI
226 bool "Support T1042RDB_PI"
228 select BOARD_LATE_INIT if CHAIN_OF_TRUST
234 config TARGET_T2080QDS
235 bool "Support T2080QDS"
237 select BOARD_LATE_INIT if CHAIN_OF_TRUST
240 select FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
241 select FSL_DDR_INTERACTIVE
244 config TARGET_T2080RDB
245 bool "Support T2080RDB"
247 select BOARD_LATE_INIT if CHAIN_OF_TRUST
253 config TARGET_T2081QDS
254 bool "Support T2081QDS"
258 select FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
259 select FSL_DDR_INTERACTIVE
261 config TARGET_T4160RDB
262 bool "Support T4160RDB"
268 config TARGET_T4240RDB
269 bool "Support T4240RDB"
273 select FSL_DDR_FIRST_SLOT_QUAD_CAPABLE
277 config TARGET_CONTROLCENTERD
278 bool "Support controlcenterd"
281 config TARGET_KMP204X
282 bool "Support kmp204x"
285 config TARGET_XPEDITE520X
286 bool "Support xpedite520x"
289 config TARGET_XPEDITE537X
290 bool "Support xpedite537x"
292 # Use DDR3 controller with DDR2 DIMMs on this board
293 select SYS_FSL_DDRC_GEN3
295 config TARGET_XPEDITE550X
296 bool "Support xpedite550x"
299 config TARGET_UCP1020
300 bool "Support uCP1020"
305 config TARGET_CYRUS_P5020
306 bool "Support Varisys Cyrus P5020"
311 config TARGET_CYRUS_P5040
312 bool "Support Varisys Cyrus P5040"
324 select SYS_FSL_DDR_VER_47
325 select SYS_FSL_ERRATUM_A004477
326 select SYS_FSL_ERRATUM_A005871
327 select SYS_FSL_ERRATUM_A006379
328 select SYS_FSL_ERRATUM_A006384
329 select SYS_FSL_ERRATUM_A006475
330 select SYS_FSL_ERRATUM_A006593
331 select SYS_FSL_ERRATUM_A007075
332 select SYS_FSL_ERRATUM_A007186
333 select SYS_FSL_ERRATUM_A007212
334 select SYS_FSL_ERRATUM_A009942
335 select SYS_FSL_HAS_DDR3
336 select SYS_FSL_HAS_SEC
337 select SYS_FSL_QORIQ_CHASSIS2
338 select SYS_FSL_SEC_BE
339 select SYS_FSL_SEC_COMPAT_4
351 select SYS_FSL_DDR_VER_47
352 select SYS_FSL_ERRATUM_A004477
353 select SYS_FSL_ERRATUM_A005871
354 select SYS_FSL_ERRATUM_A006379
355 select SYS_FSL_ERRATUM_A006384
356 select SYS_FSL_ERRATUM_A006475
357 select SYS_FSL_ERRATUM_A006593
358 select SYS_FSL_ERRATUM_A007075
359 select SYS_FSL_ERRATUM_A007186
360 select SYS_FSL_ERRATUM_A007212
361 select SYS_FSL_ERRATUM_A007907
362 select SYS_FSL_ERRATUM_A009942
363 select SYS_FSL_HAS_DDR3
364 select SYS_FSL_HAS_SEC
365 select SYS_FSL_QORIQ_CHASSIS2
366 select SYS_FSL_SEC_BE
367 select SYS_FSL_SEC_COMPAT_4
377 select SYS_FSL_DDR_VER_44
378 select SYS_FSL_ERRATUM_A004477
379 select SYS_FSL_ERRATUM_A005125
380 select SYS_FSL_ERRATUM_ESDHC111
381 select SYS_FSL_HAS_DDR3
382 select SYS_FSL_HAS_SEC
383 select SYS_FSL_SEC_BE
384 select SYS_FSL_SEC_COMPAT_4
393 select SYS_FSL_DDR_VER_46
394 select SYS_FSL_ERRATUM_A004477
395 select SYS_FSL_ERRATUM_A005125
396 select SYS_FSL_ERRATUM_A005434
397 select SYS_FSL_ERRATUM_ESDHC111
398 select SYS_FSL_ERRATUM_I2C_A004447
399 select SYS_FSL_ERRATUM_IFC_A002769
400 select FSL_PCIE_RESET
401 select SYS_FSL_HAS_DDR3
402 select SYS_FSL_HAS_SEC
403 select SYS_FSL_SEC_BE
404 select SYS_FSL_SEC_COMPAT_4
405 select SYS_PPC_E500_USE_DEBUG_TLB
416 select SYS_FSL_DDR_VER_46
417 select SYS_FSL_ERRATUM_A005125
418 select SYS_FSL_ERRATUM_ESDHC111
419 select FSL_PCIE_RESET
420 select SYS_FSL_HAS_DDR3
421 select SYS_FSL_HAS_SEC
422 select SYS_FSL_SEC_BE
423 select SYS_FSL_SEC_COMPAT_6
424 select SYS_PPC_E500_USE_DEBUG_TLB
433 select SYS_FSL_ERRATUM_A004508
434 select SYS_FSL_ERRATUM_A005125
435 select FSL_PCIE_RESET
436 select SYS_FSL_HAS_DDR2
437 select SYS_FSL_HAS_DDR3
438 select SYS_FSL_HAS_SEC
439 select SYS_FSL_SEC_BE
440 select SYS_FSL_SEC_COMPAT_2
441 select SYS_PPC_E500_USE_DEBUG_TLB
450 select SYS_FSL_HAS_DDR1
455 select SYS_FSL_HAS_DDR1
456 select SYS_FSL_HAS_SEC
457 select SYS_FSL_SEC_BE
458 select SYS_FSL_SEC_COMPAT_2
463 select SYS_FSL_ERRATUM_A005125
464 select FSL_PCIE_RESET
465 select SYS_FSL_HAS_DDR2
466 select SYS_FSL_HAS_SEC
467 select SYS_FSL_SEC_BE
468 select SYS_FSL_SEC_COMPAT_2
469 select SYS_PPC_E500_USE_DEBUG_TLB
475 select SYS_FSL_ERRATUM_A005125
476 select SYS_FSL_ERRATUM_NMG_DDR120
477 select SYS_FSL_ERRATUM_NMG_LBC103
478 select SYS_FSL_ERRATUM_NMG_ETSEC129
479 select SYS_FSL_ERRATUM_I2C_A004447
480 select FSL_PCIE_RESET
481 select SYS_FSL_HAS_DDR2
482 select SYS_FSL_HAS_DDR1
483 select SYS_FSL_HAS_SEC
484 select SYS_FSL_SEC_BE
485 select SYS_FSL_SEC_COMPAT_2
486 select SYS_PPC_E500_USE_DEBUG_TLB
492 select SYS_FSL_HAS_DDR1
493 select SYS_FSL_HAS_SEC
494 select SYS_FSL_SEC_BE
495 select SYS_FSL_SEC_COMPAT_2
500 select SYS_FSL_HAS_DDR1
505 select FSL_PCIE_RESET
506 select SYS_FSL_HAS_DDR2
507 select SYS_FSL_HAS_SEC
508 select SYS_FSL_SEC_BE
509 select SYS_FSL_SEC_COMPAT_2
514 select SYS_FSL_ERRATUM_A004508
515 select SYS_FSL_ERRATUM_A005125
516 select FSL_PCIE_RESET
517 select SYS_FSL_HAS_DDR3
518 select SYS_FSL_HAS_SEC
519 select SYS_FSL_SEC_BE
520 select SYS_FSL_SEC_COMPAT_2
527 select SYS_FSL_ERRATUM_A004508
528 select SYS_FSL_ERRATUM_A005125
529 select SYS_FSL_ERRATUM_DDR_115
530 select SYS_FSL_ERRATUM_DDR111_DDR134
531 select FSL_PCIE_RESET
532 select SYS_FSL_HAS_DDR2
533 select SYS_FSL_HAS_DDR3
534 select SYS_FSL_HAS_SEC
535 select SYS_FSL_SEC_BE
536 select SYS_FSL_SEC_COMPAT_2
537 select SYS_PPC_E500_USE_DEBUG_TLB
544 select SYS_FSL_ERRATUM_A004477
545 select SYS_FSL_ERRATUM_A004508
546 select SYS_FSL_ERRATUM_A005125
547 select SYS_FSL_ERRATUM_A005275
548 select SYS_FSL_ERRATUM_A006261
549 select SYS_FSL_ERRATUM_A007075
550 select SYS_FSL_ERRATUM_ESDHC111
551 select SYS_FSL_ERRATUM_I2C_A004447
552 select SYS_FSL_ERRATUM_IFC_A002769
553 select SYS_FSL_ERRATUM_P1010_A003549
554 select SYS_FSL_ERRATUM_SEC_A003571
555 select SYS_FSL_ERRATUM_IFC_A003399
556 select FSL_PCIE_RESET
557 select SYS_FSL_HAS_DDR3
558 select SYS_FSL_HAS_SEC
559 select SYS_FSL_SEC_BE
560 select SYS_FSL_SEC_COMPAT_4
561 select SYS_PPC_E500_USE_DEBUG_TLB
574 select SYS_FSL_ERRATUM_A004508
575 select SYS_FSL_ERRATUM_A005125
576 select SYS_FSL_ERRATUM_ELBC_A001
577 select SYS_FSL_ERRATUM_ESDHC111
578 select FSL_PCIE_DISABLE_ASPM
579 select SYS_FSL_HAS_DDR3
580 select SYS_FSL_HAS_SEC
581 select SYS_FSL_SEC_BE
582 select SYS_FSL_SEC_COMPAT_2
583 select SYS_PPC_E500_USE_DEBUG_TLB
589 select SYS_FSL_ERRATUM_A004508
590 select SYS_FSL_ERRATUM_A005125
591 select SYS_FSL_ERRATUM_ELBC_A001
592 select SYS_FSL_ERRATUM_ESDHC111
593 select FSL_PCIE_DISABLE_ASPM
594 select FSL_PCIE_RESET
595 select SYS_FSL_HAS_DDR3
596 select SYS_FSL_HAS_SEC
597 select SYS_FSL_SEC_BE
598 select SYS_FSL_SEC_COMPAT_2
599 select SYS_PPC_E500_USE_DEBUG_TLB
610 select SYS_FSL_ERRATUM_A004508
611 select SYS_FSL_ERRATUM_A005125
612 select SYS_FSL_ERRATUM_ELBC_A001
613 select SYS_FSL_ERRATUM_ESDHC111
614 select FSL_PCIE_DISABLE_ASPM
615 select FSL_PCIE_RESET
616 select SYS_FSL_HAS_DDR3
617 select SYS_FSL_HAS_SEC
618 select SYS_FSL_SEC_BE
619 select SYS_FSL_SEC_COMPAT_2
620 select SYS_PPC_E500_USE_DEBUG_TLB
631 select SYS_FSL_ERRATUM_A004477
632 select SYS_FSL_ERRATUM_A004508
633 select SYS_FSL_ERRATUM_A005125
634 select SYS_FSL_ERRATUM_ELBC_A001
635 select SYS_FSL_ERRATUM_ESDHC111
636 select SYS_FSL_ERRATUM_SATA_A001
637 select FSL_PCIE_RESET
638 select SYS_FSL_HAS_DDR3
639 select SYS_FSL_HAS_SEC
640 select SYS_FSL_SEC_BE
641 select SYS_FSL_SEC_COMPAT_2
642 select SYS_PPC_E500_USE_DEBUG_TLB
648 select SYS_FSL_ERRATUM_A004508
649 select SYS_FSL_ERRATUM_A005125
650 select SYS_FSL_ERRATUM_I2C_A004447
651 select FSL_PCIE_RESET
652 select SYS_FSL_HAS_DDR3
653 select SYS_FSL_HAS_SEC
654 select SYS_FSL_SEC_BE
655 select SYS_FSL_SEC_COMPAT_4
661 select SYS_FSL_ERRATUM_A004508
662 select SYS_FSL_ERRATUM_A005125
663 select SYS_FSL_ERRATUM_ELBC_A001
664 select SYS_FSL_ERRATUM_ESDHC111
665 select FSL_PCIE_DISABLE_ASPM
666 select FSL_PCIE_RESET
667 select SYS_FSL_HAS_DDR3
668 select SYS_FSL_HAS_SEC
669 select SYS_FSL_SEC_BE
670 select SYS_FSL_SEC_COMPAT_2
671 select SYS_PPC_E500_USE_DEBUG_TLB
683 select SYS_FSL_ERRATUM_A004508
684 select SYS_FSL_ERRATUM_A005125
685 select SYS_FSL_ERRATUM_ELBC_A001
686 select SYS_FSL_ERRATUM_ESDHC111
687 select FSL_PCIE_DISABLE_ASPM
688 select FSL_PCIE_RESET
689 select SYS_FSL_HAS_DDR3
690 select SYS_FSL_HAS_SEC
691 select SYS_FSL_SEC_BE
692 select SYS_FSL_SEC_COMPAT_2
693 select SYS_PPC_E500_USE_DEBUG_TLB
701 select SYS_FSL_ERRATUM_A004477
702 select SYS_FSL_ERRATUM_A004508
703 select SYS_FSL_ERRATUM_A005125
704 select SYS_FSL_ERRATUM_ESDHC111
705 select SYS_FSL_ERRATUM_ESDHC_A001
706 select FSL_PCIE_RESET
707 select SYS_FSL_HAS_DDR3
708 select SYS_FSL_HAS_SEC
709 select SYS_FSL_SEC_BE
710 select SYS_FSL_SEC_COMPAT_2
711 select SYS_PPC_E500_USE_DEBUG_TLB
721 select SYS_FSL_ERRATUM_A004510
722 select SYS_FSL_ERRATUM_A004849
723 select SYS_FSL_ERRATUM_A005275
724 select SYS_FSL_ERRATUM_A006261
725 select SYS_FSL_ERRATUM_CPU_A003999
726 select SYS_FSL_ERRATUM_DDR_A003
727 select SYS_FSL_ERRATUM_DDR_A003474
728 select SYS_FSL_ERRATUM_ESDHC111
729 select SYS_FSL_ERRATUM_I2C_A004447
730 select SYS_FSL_ERRATUM_NMG_CPU_A011
731 select SYS_FSL_ERRATUM_SRIO_A004034
732 select SYS_FSL_ERRATUM_USB14
733 select SYS_FSL_HAS_DDR3
734 select SYS_FSL_HAS_SEC
735 select SYS_FSL_QORIQ_CHASSIS1
736 select SYS_FSL_SEC_BE
737 select SYS_FSL_SEC_COMPAT_4
745 select SYS_FSL_DDR_VER_44
746 select SYS_FSL_ERRATUM_A004510
747 select SYS_FSL_ERRATUM_A004849
748 select SYS_FSL_ERRATUM_A005275
749 select SYS_FSL_ERRATUM_A005812
750 select SYS_FSL_ERRATUM_A006261
751 select SYS_FSL_ERRATUM_CPU_A003999
752 select SYS_FSL_ERRATUM_DDR_A003
753 select SYS_FSL_ERRATUM_DDR_A003474
754 select SYS_FSL_ERRATUM_ESDHC111
755 select SYS_FSL_ERRATUM_I2C_A004447
756 select SYS_FSL_ERRATUM_NMG_CPU_A011
757 select SYS_FSL_ERRATUM_SRIO_A004034
758 select SYS_FSL_ERRATUM_USB14
759 select SYS_FSL_HAS_DDR3
760 select SYS_FSL_HAS_SEC
761 select SYS_FSL_QORIQ_CHASSIS1
762 select SYS_FSL_SEC_BE
763 select SYS_FSL_SEC_COMPAT_4
774 select SYS_FSL_DDR_VER_44
775 select SYS_FSL_ERRATUM_A004510
776 select SYS_FSL_ERRATUM_A004580
777 select SYS_FSL_ERRATUM_A004849
778 select SYS_FSL_ERRATUM_A005812
779 select SYS_FSL_ERRATUM_A007075
780 select SYS_FSL_ERRATUM_CPC_A002
781 select SYS_FSL_ERRATUM_CPC_A003
782 select SYS_FSL_ERRATUM_CPU_A003999
783 select SYS_FSL_ERRATUM_DDR_A003
784 select SYS_FSL_ERRATUM_DDR_A003474
785 select SYS_FSL_ERRATUM_ELBC_A001
786 select SYS_FSL_ERRATUM_ESDHC111
787 select SYS_FSL_ERRATUM_ESDHC13
788 select SYS_FSL_ERRATUM_ESDHC135
789 select SYS_FSL_ERRATUM_I2C_A004447
790 select SYS_FSL_ERRATUM_NMG_CPU_A011
791 select SYS_FSL_ERRATUM_SRIO_A004034
792 select SYS_P4080_ERRATUM_CPU22
793 select SYS_P4080_ERRATUM_PCIE_A003
794 select SYS_P4080_ERRATUM_SERDES8
795 select SYS_P4080_ERRATUM_SERDES9
796 select SYS_P4080_ERRATUM_SERDES_A001
797 select SYS_P4080_ERRATUM_SERDES_A005
798 select SYS_FSL_HAS_DDR3
799 select SYS_FSL_HAS_SEC
800 select SYS_FSL_QORIQ_CHASSIS1
801 select SYS_FSL_SEC_BE
802 select SYS_FSL_SEC_COMPAT_4
812 select SYS_FSL_DDR_VER_44
813 select SYS_FSL_ERRATUM_A004510
814 select SYS_FSL_ERRATUM_A005275
815 select SYS_FSL_ERRATUM_A006261
816 select SYS_FSL_ERRATUM_DDR_A003
817 select SYS_FSL_ERRATUM_DDR_A003474
818 select SYS_FSL_ERRATUM_ESDHC111
819 select SYS_FSL_ERRATUM_I2C_A004447
820 select SYS_FSL_ERRATUM_SRIO_A004034
821 select SYS_FSL_ERRATUM_USB14
822 select SYS_FSL_HAS_DDR3
823 select SYS_FSL_HAS_SEC
824 select SYS_FSL_QORIQ_CHASSIS1
825 select SYS_FSL_SEC_BE
826 select SYS_FSL_SEC_COMPAT_4
837 select SYS_FSL_DDR_VER_44
838 select SYS_FSL_ERRATUM_A004510
839 select SYS_FSL_ERRATUM_A004699
840 select SYS_FSL_ERRATUM_A005275
841 select SYS_FSL_ERRATUM_A005812
842 select SYS_FSL_ERRATUM_A006261
843 select SYS_FSL_ERRATUM_DDR_A003
844 select SYS_FSL_ERRATUM_DDR_A003474
845 select SYS_FSL_ERRATUM_ESDHC111
846 select SYS_FSL_ERRATUM_USB14
847 select SYS_FSL_HAS_DDR3
848 select SYS_FSL_HAS_SEC
849 select SYS_FSL_QORIQ_CHASSIS1
850 select SYS_FSL_SEC_BE
851 select SYS_FSL_SEC_COMPAT_4
858 config ARCH_QEMU_E500
865 select SYS_FSL_DDR_VER_50
866 select SYS_FSL_ERRATUM_A008378
867 select SYS_FSL_ERRATUM_A008109
868 select SYS_FSL_ERRATUM_A009663
869 select SYS_FSL_ERRATUM_A009942
870 select SYS_FSL_ERRATUM_ESDHC111
871 select SYS_FSL_HAS_DDR3
872 select SYS_FSL_HAS_DDR4
873 select SYS_FSL_HAS_SEC
874 select SYS_FSL_QORIQ_CHASSIS2
875 select SYS_FSL_SEC_BE
876 select SYS_FSL_SEC_COMPAT_5
886 select SYS_FSL_DDR_VER_50
887 select SYS_FSL_ERRATUM_A008378
888 select SYS_FSL_ERRATUM_A008109
889 select SYS_FSL_ERRATUM_A009663
890 select SYS_FSL_ERRATUM_A009942
891 select SYS_FSL_ERRATUM_ESDHC111
892 select SYS_FSL_HAS_DDR3
893 select SYS_FSL_HAS_DDR4
894 select SYS_FSL_HAS_SEC
895 select SYS_FSL_QORIQ_CHASSIS2
896 select SYS_FSL_SEC_BE
897 select SYS_FSL_SEC_COMPAT_5
908 select SYS_FSL_DDR_VER_50
909 select SYS_FSL_ERRATUM_A008044
910 select SYS_FSL_ERRATUM_A008378
911 select SYS_FSL_ERRATUM_A008109
912 select SYS_FSL_ERRATUM_A009663
913 select SYS_FSL_ERRATUM_A009942
914 select SYS_FSL_ERRATUM_ESDHC111
915 select SYS_FSL_HAS_DDR3
916 select SYS_FSL_HAS_DDR4
917 select SYS_FSL_HAS_SEC
918 select SYS_FSL_QORIQ_CHASSIS2
919 select SYS_FSL_SEC_BE
920 select SYS_FSL_SEC_COMPAT_5
932 select SYS_FSL_DDR_VER_50
933 select SYS_FSL_ERRATUM_A008044
934 select SYS_FSL_ERRATUM_A008378
935 select SYS_FSL_ERRATUM_A008109
936 select SYS_FSL_ERRATUM_A009663
937 select SYS_FSL_ERRATUM_A009942
938 select SYS_FSL_ERRATUM_ESDHC111
939 select SYS_FSL_HAS_DDR3
940 select SYS_FSL_HAS_DDR4
941 select SYS_FSL_HAS_SEC
942 select SYS_FSL_QORIQ_CHASSIS2
943 select SYS_FSL_SEC_BE
944 select SYS_FSL_SEC_COMPAT_5
957 select SYS_FSL_DDR_VER_47
958 select SYS_FSL_ERRATUM_A006379
959 select SYS_FSL_ERRATUM_A006593
960 select SYS_FSL_ERRATUM_A007186
961 select SYS_FSL_ERRATUM_A007212
962 select SYS_FSL_ERRATUM_A007815
963 select SYS_FSL_ERRATUM_A007907
964 select SYS_FSL_ERRATUM_A008109
965 select SYS_FSL_ERRATUM_A009942
966 select SYS_FSL_ERRATUM_ESDHC111
967 select FSL_PCIE_RESET
968 select SYS_FSL_HAS_DDR3
969 select SYS_FSL_HAS_SEC
970 select SYS_FSL_QORIQ_CHASSIS2
971 select SYS_FSL_SEC_BE
972 select SYS_FSL_SEC_COMPAT_4
985 select SYS_FSL_DDR_VER_47
986 select SYS_FSL_ERRATUM_A006379
987 select SYS_FSL_ERRATUM_A006593
988 select SYS_FSL_ERRATUM_A007186
989 select SYS_FSL_ERRATUM_A007212
990 select SYS_FSL_ERRATUM_A009942
991 select SYS_FSL_ERRATUM_ESDHC111
992 select FSL_PCIE_RESET
993 select SYS_FSL_HAS_DDR3
994 select SYS_FSL_HAS_SEC
995 select SYS_FSL_QORIQ_CHASSIS2
996 select SYS_FSL_SEC_BE
997 select SYS_FSL_SEC_COMPAT_4
1008 select SYS_FSL_DDR_VER_47
1009 select SYS_FSL_ERRATUM_A004468
1010 select SYS_FSL_ERRATUM_A005871
1011 select SYS_FSL_ERRATUM_A006379
1012 select SYS_FSL_ERRATUM_A006593
1013 select SYS_FSL_ERRATUM_A007186
1014 select SYS_FSL_ERRATUM_A007798
1015 select SYS_FSL_ERRATUM_A009942
1016 select SYS_FSL_HAS_DDR3
1017 select SYS_FSL_HAS_SEC
1018 select SYS_FSL_QORIQ_CHASSIS2
1019 select SYS_FSL_SEC_BE
1020 select SYS_FSL_SEC_COMPAT_4
1033 select SYS_FSL_DDR_VER_47
1034 select SYS_FSL_ERRATUM_A004468
1035 select SYS_FSL_ERRATUM_A005871
1036 select SYS_FSL_ERRATUM_A006261
1037 select SYS_FSL_ERRATUM_A006379
1038 select SYS_FSL_ERRATUM_A006593
1039 select SYS_FSL_ERRATUM_A007186
1040 select SYS_FSL_ERRATUM_A007798
1041 select SYS_FSL_ERRATUM_A007815
1042 select SYS_FSL_ERRATUM_A007907
1043 select SYS_FSL_ERRATUM_A008109
1044 select SYS_FSL_ERRATUM_A009942
1045 select SYS_FSL_HAS_DDR3
1046 select SYS_FSL_HAS_SEC
1047 select SYS_FSL_QORIQ_CHASSIS2
1048 select SYS_FSL_SEC_BE
1049 select SYS_FSL_SEC_COMPAT_4
1057 config MPC85XX_HAVE_RESET_VECTOR
1058 bool "Indicate reset vector at CONFIG_RESET_VECTOR_ADDRESS - 0xffc"
1069 Enable PowerPC E500 cores, including e500v1, e500v2, e500mc
1075 Enble PowerPC E500MC core
1080 Enable PowerPC E6500 core
1085 Use Freescale common code for Local Access Window
1090 Enable Freescale Secure Boot feature. Normally selected
1091 by defconfig. If unsure, do not change.
1094 int "Maximum number of CPUs permitted for MPC85xx"
1095 default 12 if ARCH_T4240
1096 default 8 if ARCH_P4080 || \
1098 default 4 if ARCH_B4860 || \
1106 default 2 if ARCH_B4420 || \
1121 Set this number to the maximum number of possible CPUs in the SoC.
1122 SoCs may have multiple clusters with each cluster may have multiple
1123 ports. If some ports are reserved but higher ports are used for
1124 cores, count the reserved ports. This will allocate enough memory
1125 in spin table to properly handle all cores.
1127 config SYS_CCSRBAR_DEFAULT
1128 hex "Default CCSRBAR address"
1129 default 0xff700000 if ARCH_BSC9131 || \
1150 default 0xff600000 if ARCH_P1023
1151 default 0xfe000000 if ARCH_B4420 || \
1166 default 0xe0000000 if ARCH_QEMU_E500
1168 Default value of CCSRBAR comes from power-on-reset. It
1169 is fixed on each SoC. Some SoCs can have different value
1170 if changed by pre-boot regime. The value here must match
1171 the current value in SoC. If not sure, do not change.
1173 config SYS_FSL_ERRATUM_A004468
1176 config SYS_FSL_ERRATUM_A004477
1179 config SYS_FSL_ERRATUM_A004508
1182 config SYS_FSL_ERRATUM_A004580
1185 config SYS_FSL_ERRATUM_A004699
1188 config SYS_FSL_ERRATUM_A004849
1191 config SYS_FSL_ERRATUM_A004510
1194 config SYS_FSL_ERRATUM_A004510_SVR_REV
1196 depends on SYS_FSL_ERRATUM_A004510
1197 default 0x20 if ARCH_P4080
1200 config SYS_FSL_ERRATUM_A004510_SVR_REV2
1202 depends on (SYS_FSL_ERRATUM_A004510 && (ARCH_P2041 || ARCH_P3041))
1205 config SYS_FSL_ERRATUM_A005125
1208 config SYS_FSL_ERRATUM_A005434
1211 config SYS_FSL_ERRATUM_A005812
1214 config SYS_FSL_ERRATUM_A005871
1217 config SYS_FSL_ERRATUM_A005275
1220 config SYS_FSL_ERRATUM_A006261
1223 config SYS_FSL_ERRATUM_A006379
1226 config SYS_FSL_ERRATUM_A006384
1229 config SYS_FSL_ERRATUM_A006475
1232 config SYS_FSL_ERRATUM_A006593
1235 config SYS_FSL_ERRATUM_A007075
1238 config SYS_FSL_ERRATUM_A007186
1241 config SYS_FSL_ERRATUM_A007212
1244 config SYS_FSL_ERRATUM_A007815
1247 config SYS_FSL_ERRATUM_A007798
1250 config SYS_FSL_ERRATUM_A007907
1253 config SYS_FSL_ERRATUM_A008044
1256 config SYS_FSL_ERRATUM_CPC_A002
1259 config SYS_FSL_ERRATUM_CPC_A003
1262 config SYS_FSL_ERRATUM_CPU_A003999
1265 config SYS_FSL_ERRATUM_ELBC_A001
1268 config SYS_FSL_ERRATUM_I2C_A004447
1271 config SYS_FSL_A004447_SVR_REV
1273 depends on SYS_FSL_ERRATUM_I2C_A004447
1274 default 0x00 if ARCH_MPC8548
1275 default 0x10 if ARCH_P1010
1276 default 0x11 if ARCH_P1023 || ARCH_P2041 || ARCH_BSC9132
1277 default 0x20 if ARCH_P3041 || ARCH_P4080 || ARCH_P5020
1279 config SYS_FSL_ERRATUM_IFC_A002769
1282 config SYS_FSL_ERRATUM_IFC_A003399
1285 config SYS_FSL_ERRATUM_NMG_CPU_A011
1288 config SYS_FSL_ERRATUM_NMG_ETSEC129
1291 config SYS_FSL_ERRATUM_NMG_LBC103
1294 config SYS_FSL_ERRATUM_P1010_A003549
1297 config SYS_FSL_ERRATUM_SATA_A001
1300 config SYS_FSL_ERRATUM_SEC_A003571
1303 config SYS_FSL_ERRATUM_SRIO_A004034
1306 config SYS_FSL_ERRATUM_USB14
1309 config SYS_P4080_ERRATUM_CPU22
1312 config SYS_P4080_ERRATUM_PCIE_A003
1315 config SYS_P4080_ERRATUM_SERDES8
1318 config SYS_P4080_ERRATUM_SERDES9
1321 config SYS_P4080_ERRATUM_SERDES_A001
1324 config SYS_P4080_ERRATUM_SERDES_A005
1327 config FSL_PCIE_DISABLE_ASPM
1330 config FSL_PCIE_RESET
1333 config SYS_FSL_QORIQ_CHASSIS1
1336 config SYS_FSL_QORIQ_CHASSIS2
1339 config SYS_FSL_NUM_LAWS
1340 int "Number of local access windows"
1342 default 32 if ARCH_B4420 || \
1353 default 16 if ARCH_T1023 || \
1357 default 12 if ARCH_BSC9131 || \
1371 default 10 if ARCH_MPC8544 || \
1375 default 8 if ARCH_MPC8540 || \
1380 Number of local access windows. This is fixed per SoC.
1381 If not sure, do not change.
1383 config SYS_FSL_THREADS_PER_CORE
1388 config SYS_NUM_TLBCAMS
1389 int "Number of TLB CAM entries"
1390 default 64 if E500MC
1393 Number of TLB CAM entries for Book-E chips. 64 for E500MC,
1394 16 for other E500 SoCs.
1399 config SYS_PPC_E500_USE_DEBUG_TLB
1408 config SYS_PPC_E500_DEBUG_TLB
1409 int "Temporary TLB entry for external debugger"
1410 depends on SYS_PPC_E500_USE_DEBUG_TLB
1411 default 0 if ARCH_MPC8544 || ARCH_MPC8548
1412 default 1 if ARCH_MPC8536
1413 default 2 if ARCH_MPC8572 || \
1421 default 3 if ARCH_P1010 || \
1425 Select a temporary TLB entry to be used during boot to work
1426 around limitations in e500v1 and e500v2 external debugger
1427 support. This reduces the portions of the boot code where
1428 breakpoints and single stepping do not work. The value of this
1429 symbol should be set to the TLB1 entry to be used for this
1430 purpose. If unsure, do not change.
1432 config SYS_FSL_IFC_CLK_DIV
1433 int "Divider of platform clock"
1435 default 2 if ARCH_B4420 || \
1445 Defines divider of platform clock(clock input to
1448 config SYS_FSL_LBC_CLK_DIV
1449 int "Divider of platform clock"
1450 depends on FSL_ELBC || ARCH_MPC8540 || \
1451 ARCH_MPC8548 || ARCH_MPC8541 || \
1452 ARCH_MPC8555 || ARCH_MPC8560 || \
1455 default 2 if ARCH_P2041 || \
1463 Defines divider of platform clock(clock input to
1466 source "board/freescale/corenet_ds/Kconfig"
1467 source "board/freescale/mpc8541cds/Kconfig"
1468 source "board/freescale/mpc8544ds/Kconfig"
1469 source "board/freescale/mpc8548cds/Kconfig"
1470 source "board/freescale/mpc8555cds/Kconfig"
1471 source "board/freescale/mpc8568mds/Kconfig"
1472 source "board/freescale/mpc8569mds/Kconfig"
1473 source "board/freescale/mpc8572ds/Kconfig"
1474 source "board/freescale/p1010rdb/Kconfig"
1475 source "board/freescale/p1_p2_rdb_pc/Kconfig"
1476 source "board/freescale/p2041rdb/Kconfig"
1477 source "board/freescale/qemu-ppce500/Kconfig"
1478 source "board/freescale/t102xrdb/Kconfig"
1479 source "board/freescale/t104xrdb/Kconfig"
1480 source "board/freescale/t208xqds/Kconfig"
1481 source "board/freescale/t208xrdb/Kconfig"
1482 source "board/freescale/t4rdb/Kconfig"
1483 source "board/gdsys/p1022/Kconfig"
1484 source "board/keymile/Kconfig"
1485 source "board/sbc8548/Kconfig"
1486 source "board/socrates/Kconfig"
1487 source "board/varisys/cyrus/Kconfig"
1488 source "board/xes/xpedite520x/Kconfig"
1489 source "board/xes/xpedite537x/Kconfig"
1490 source "board/xes/xpedite550x/Kconfig"
1491 source "board/Arcturus/ucp1020/Kconfig"