1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Copyright 2022 Gateworks Corporation
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/linux-event-codes.h>
10 #include <dt-bindings/leds/common.h>
11 #include <dt-bindings/phy/phy-imx8-pcie.h>
13 #include "imx8mm.dtsi"
16 model = "Gateworks Venice GW7904 i.MX8MM board";
17 compatible = "gateworks,imx8mm-gw7904", "fsl,imx8mm";
24 device_type = "memory";
25 reg = <0x0 0x40000000 0 0x80000000>;
29 compatible = "gpio-keys";
33 gpios = <&gpio 2 GPIO_ACTIVE_LOW>;
40 interrupt-parent = <&gsc>;
47 interrupt-parent = <&gsc>;
54 interrupt-parent = <&gsc>;
59 label = "switch_hold";
61 interrupt-parent = <&gsc>;
67 compatible = "gpio-leds";
68 pinctrl-names = "default";
69 pinctrl-0 = <&pinctrl_gpio_leds>;
72 function = LED_FUNCTION_STATUS;
73 color = <LED_COLOR_ID_GREEN>;
75 gpios = <&gpioled 0 GPIO_ACTIVE_LOW>;
76 default-state = "off";
80 function = LED_FUNCTION_STATUS;
81 color = <LED_COLOR_ID_YELLOW>;
83 gpios = <&gpioled 1 GPIO_ACTIVE_LOW>;
84 default-state = "off";
88 function = LED_FUNCTION_STATUS;
89 color = <LED_COLOR_ID_GREEN>;
91 gpios = <&gpioled 2 GPIO_ACTIVE_LOW>;
92 default-state = "off";
96 function = LED_FUNCTION_STATUS;
97 color = <LED_COLOR_ID_YELLOW>;
99 gpios = <&gpioled 3 GPIO_ACTIVE_LOW>;
100 default-state = "off";
104 function = LED_FUNCTION_STATUS;
105 color = <LED_COLOR_ID_GREEN>;
107 gpios = <&gpioled 4 GPIO_ACTIVE_LOW>;
108 default-state = "off";
112 function = LED_FUNCTION_STATUS;
113 color = <LED_COLOR_ID_YELLOW>;
115 gpios = <&gpioled 5 GPIO_ACTIVE_LOW>;
116 default-state = "off";
120 function = LED_FUNCTION_STATUS;
121 color = <LED_COLOR_ID_GREEN>;
123 gpios = <&gpioled 6 GPIO_ACTIVE_LOW>;
124 default-state = "off";
128 function = LED_FUNCTION_STATUS;
129 color = <LED_COLOR_ID_YELLOW>;
131 gpios = <&gpioled 7 GPIO_ACTIVE_LOW>;
132 default-state = "off";
136 function = LED_FUNCTION_STATUS;
137 color = <LED_COLOR_ID_GREEN>;
139 gpios = <&gpioled 8 GPIO_ACTIVE_LOW>;
140 default-state = "off";
144 function = LED_FUNCTION_STATUS;
145 color = <LED_COLOR_ID_YELLOW>;
147 gpios = <&gpioled 9 GPIO_ACTIVE_LOW>;
148 default-state = "off";
152 function = LED_FUNCTION_STATUS;
153 color = <LED_COLOR_ID_GREEN>;
155 gpios = <&gpio1 8 GPIO_ACTIVE_LOW>;
156 default-state = "off";
160 function = LED_FUNCTION_STATUS;
161 color = <LED_COLOR_ID_RED>;
163 gpios = <&gpio1 9 GPIO_ACTIVE_LOW>;
164 default-state = "off";
168 function = LED_FUNCTION_STATUS;
169 color = <LED_COLOR_ID_GREEN>;
171 gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
172 default-state = "off";
176 function = LED_FUNCTION_STATUS;
177 color = <LED_COLOR_ID_RED>;
179 gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
180 default-state = "off";
184 function = LED_FUNCTION_STATUS;
185 color = <LED_COLOR_ID_GREEN>;
187 gpios = <&gpioled 10 GPIO_ACTIVE_LOW>;
188 default-state = "off";
192 function = LED_FUNCTION_STATUS;
193 color = <LED_COLOR_ID_YELLOW>;
195 gpios = <&gpioled 11 GPIO_ACTIVE_LOW>;
196 default-state = "off";
200 function = LED_FUNCTION_STATUS;
201 color = <LED_COLOR_ID_GREEN>;
203 gpios = <&gpioled 12 GPIO_ACTIVE_LOW>;
204 default-state = "off";
208 function = LED_FUNCTION_STATUS;
209 color = <LED_COLOR_ID_YELLOW>;
211 gpios = <&gpioled 13 GPIO_ACTIVE_LOW>;
212 default-state = "off";
216 function = LED_FUNCTION_STATUS;
217 color = <LED_COLOR_ID_GREEN>;
219 gpios = <&gpioled 14 GPIO_ACTIVE_LOW>;
220 default-state = "off";
224 function = LED_FUNCTION_STATUS;
225 color = <LED_COLOR_ID_YELLOW>;
227 gpios = <&gpioled 15 GPIO_ACTIVE_LOW>;
228 default-state = "off";
232 pcie0_refclk: pcie0-refclk {
233 compatible = "fixed-clock";
235 clock-frequency = <100000000>;
238 reg_3p3v: regulator-3p3v {
239 compatible = "regulator-fixed";
240 regulator-name = "3P3V";
241 regulator-min-microvolt = <3300000>;
242 regulator-max-microvolt = <3300000>;
248 cpu-supply = <&buck2>;
252 cpu-supply = <&buck2>;
256 cpu-supply = <&buck2>;
260 cpu-supply = <&buck2>;
264 operating-points-v2 = <&ddrc_opp_table>;
266 ddrc_opp_table: opp-table {
267 compatible = "operating-points-v2";
270 opp-hz = /bits/ 64 <25000000>;
274 opp-hz = /bits/ 64 <100000000>;
278 opp-hz = /bits/ 64 <750000000>;
284 pinctrl-names = "default";
285 pinctrl-0 = <&pinctrl_fec1>;
286 phy-mode = "rgmii-id";
287 phy-handle = <ðphy0>;
288 local-mac-address = [00 00 00 00 00 00];
292 #address-cells = <1>;
295 ethphy0: ethernet-phy@0 {
296 compatible = "ethernet-phy-ieee802.3-c22";
303 gpio-line-names = "", "", "", "", "", "", "", "",
304 "", "", "", "", "rs232_en#", "", "", "",
305 "", "", "", "", "", "", "", "",
306 "", "", "", "", "", "", "", "";
310 gpio-line-names = "", "", "", "", "", "", "", "",
311 "", "", "", "", "pci_wdis#", "", "", "",
312 "", "", "", "", "", "", "", "",
313 "", "", "", "", "", "", "", "";
317 clock-frequency = <100000>;
318 pinctrl-names = "default", "gpio";
319 pinctrl-0 = <&pinctrl_i2c1>;
320 pinctrl-1 = <&pinctrl_i2c1_gpio>;
321 scl-gpios = <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
322 sda-gpios = <&gpio5 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
326 compatible = "gw,gsc";
328 pinctrl-0 = <&pinctrl_gsc>;
329 interrupt-parent = <&gpio4>;
330 interrupts = <26 IRQ_TYPE_EDGE_FALLING>;
331 interrupt-controller;
332 #interrupt-cells = <1>;
335 compatible = "gw,gsc-adc";
336 #address-cells = <1>;
349 gw,voltage-divider-ohms = <22100 1000>;
350 gw,voltage-offset-microvolt = <700000>;
357 gw,voltage-divider-ohms = <10000 10000>;
364 gw,voltage-divider-ohms = <10000 10000>;
401 gw,voltage-divider-ohms = <10000 10000>;
407 compatible = "nxp,pca9555";
411 interrupt-parent = <&gsc>;
416 compatible = "atmel,24c02";
422 compatible = "atmel,24c02";
428 compatible = "atmel,24c02";
434 compatible = "atmel,24c02";
440 compatible = "dallas,ds1672";
446 clock-frequency = <400000>;
447 pinctrl-names = "default", "gpio";
448 pinctrl-0 = <&pinctrl_i2c2>;
449 pinctrl-1 = <&pinctrl_i2c2_gpio>;
450 scl-gpios = <&gpio5 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
451 sda-gpios = <&gpio5 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
455 compatible = "rohm,bd71847";
457 pinctrl-names = "default";
458 pinctrl-0 = <&pinctrl_pmic>;
459 interrupt-parent = <&gpio3>;
460 interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
461 rohm,reset-snvs-powered;
464 clock-output-names = "clk-32k-out";
467 /* vdd_soc: 0.805-0.900V (typ=0.8V) */
469 regulator-name = "buck1";
470 regulator-min-microvolt = <700000>;
471 regulator-max-microvolt = <1300000>;
474 regulator-ramp-delay = <1250>;
477 /* vdd_arm: 0.805-1.0V (typ=0.9V) */
479 regulator-name = "buck2";
480 regulator-min-microvolt = <700000>;
481 regulator-max-microvolt = <1300000>;
484 regulator-ramp-delay = <1250>;
485 rohm,dvs-run-voltage = <1000000>;
486 rohm,dvs-idle-voltage = <900000>;
489 /* vdd_0p9: 0.805-1.0V (typ=0.9V) */
491 regulator-name = "buck3";
492 regulator-min-microvolt = <700000>;
493 regulator-max-microvolt = <1350000>;
500 regulator-name = "buck4";
501 regulator-min-microvolt = <3000000>;
502 regulator-max-microvolt = <3300000>;
509 regulator-name = "buck5";
510 regulator-min-microvolt = <1605000>;
511 regulator-max-microvolt = <1995000>;
518 regulator-name = "buck6";
519 regulator-min-microvolt = <800000>;
520 regulator-max-microvolt = <1400000>;
527 regulator-name = "ldo1";
528 regulator-min-microvolt = <1600000>;
529 regulator-max-microvolt = <1900000>;
536 regulator-name = "ldo2";
537 regulator-min-microvolt = <800000>;
538 regulator-max-microvolt = <900000>;
545 regulator-name = "ldo3";
546 regulator-min-microvolt = <1800000>;
547 regulator-max-microvolt = <3300000>;
553 regulator-name = "ldo4";
554 regulator-min-microvolt = <900000>;
555 regulator-max-microvolt = <1800000>;
561 regulator-name = "ldo6";
562 regulator-min-microvolt = <900000>;
563 regulator-max-microvolt = <1800000>;
572 clock-frequency = <400000>;
573 pinctrl-names = "default", "gpio";
574 pinctrl-0 = <&pinctrl_i2c3>;
575 pinctrl-1 = <&pinctrl_i2c3_gpio>;
576 scl-gpios = <&gpio5 18 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
577 sda-gpios = <&gpio5 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
581 pinctrl-names = "default";
582 pinctrl-0 = <&pinctrl_accel>;
583 compatible = "st,lis2de12";
585 st,drdy-int-pin = <1>;
586 interrupt-parent = <&gpio1>;
587 interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
588 interrupt-names = "INT1";
593 clock-frequency = <400000>;
594 pinctrl-names = "default", "gpio";
595 pinctrl-0 = <&pinctrl_i2c4>;
596 pinctrl-1 = <&pinctrl_i2c4_gpio>;
597 scl-gpios = <&gpio5 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
598 sda-gpios = <&gpio5 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
602 compatible = "nxp,pca9555";
610 fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
611 fsl,clkreq-unsupported;
612 clocks = <&pcie0_refclk>;
618 pinctrl-names = "default";
619 pinctrl-0 = <&pinctrl_pcie0>;
620 reset-gpio = <&gpio5 11 GPIO_ACTIVE_LOW>;
621 clocks = <&clk IMX8MM_CLK_PCIE1_ROOT>, <&pcie0_refclk>,
622 <&clk IMX8MM_CLK_PCIE1_AUX>;
623 assigned-clocks = <&clk IMX8MM_CLK_PCIE1_AUX>,
624 <&clk IMX8MM_CLK_PCIE1_CTRL>;
625 assigned-clock-rates = <10000000>, <250000000>;
626 assigned-clock-parents = <&clk IMX8MM_SYS_PLL2_50M>,
627 <&clk IMX8MM_SYS_PLL2_250M>;
639 /* off-board RS232 */
641 pinctrl-names = "default";
642 pinctrl-0 = <&pinctrl_uart1>;
643 cts-gpios = <&gpio5 26 GPIO_ACTIVE_LOW>;
644 rts-gpios = <&gpio5 27 GPIO_ACTIVE_LOW>;
650 pinctrl-names = "default";
651 pinctrl-0 = <&pinctrl_uart2>;
657 disable-over-current;
663 pinctrl-names = "default", "state_100mhz", "state_200mhz";
664 pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
665 pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
666 pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
667 cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
669 vmmc-supply = <®_3p3v>;
675 pinctrl-names = "default", "state_100mhz", "state_200mhz";
676 pinctrl-0 = <&pinctrl_usdhc3>;
677 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
678 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
685 pinctrl-names = "default";
686 pinctrl-0 = <&pinctrl_wdog>;
687 fsl,ext-reset-output;
692 pinctrl-names = "default";
693 pinctrl-0 = <&pinctrl_hog>;
695 pinctrl_hog: hoggrp {
697 MX8MM_IOMUXC_GPIO1_IO12_GPIO1_IO12 0x40000041 /* RS232# */
698 MX8MM_IOMUXC_ECSPI2_MISO_GPIO5_IO12 0x40000041 /* PCI_WDIS# */
702 pinctrl_accel: accelgrp {
704 MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x159
708 pinctrl_fec1: fec1grp {
710 MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3
711 MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO 0x3
712 MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f
713 MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f
714 MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f
715 MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f
716 MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91
717 MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91
718 MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91
719 MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91
720 MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f
721 MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91
722 MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91
723 MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f
724 MX8MM_IOMUXC_SAI2_TXFS_GPIO4_IO24 0x19 /* IRQ# */
725 MX8MM_IOMUXC_SAI2_TXC_GPIO4_IO25 0x19 /* RST# */
729 pinctrl_gpio_leds: gpioledsgrp {
731 MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x40000019
732 MX8MM_IOMUXC_GPIO1_IO09_GPIO1_IO9 0x40000019
733 MX8MM_IOMUXC_GPIO1_IO10_GPIO1_IO10 0x40000019
734 MX8MM_IOMUXC_GPIO1_IO11_GPIO1_IO11 0x40000019
738 pinctrl_gsc: gscgrp {
740 MX8MM_IOMUXC_SAI2_TXD0_GPIO4_IO26 0x159
744 pinctrl_i2c1: i2c1grp {
746 MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3
747 MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3
751 pinctrl_i2c1_gpio: i2c1gpiogrp {
753 MX8MM_IOMUXC_I2C1_SCL_GPIO5_IO14 0x400001c3
754 MX8MM_IOMUXC_I2C1_SDA_GPIO5_IO15 0x400001c3
758 pinctrl_i2c2: i2c2grp {
760 MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL 0x400001c3
761 MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA 0x400001c3
765 pinctrl_i2c2_gpio: i2c2gpiogrp {
767 MX8MM_IOMUXC_I2C2_SCL_GPIO5_IO16 0x400001c3
768 MX8MM_IOMUXC_I2C2_SDA_GPIO5_IO17 0x400001c3
772 pinctrl_i2c3: i2c3grp {
774 MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x400001c3
775 MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c3
779 pinctrl_i2c3_gpio: i2c3gpiogrp {
781 MX8MM_IOMUXC_I2C3_SCL_GPIO5_IO18 0x400001c3
782 MX8MM_IOMUXC_I2C3_SDA_GPIO5_IO19 0x400001c3
786 pinctrl_i2c4: i2c4grp {
788 MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c3
789 MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c3
793 pinctrl_i2c4_gpio: i2c4gpiogrp {
795 MX8MM_IOMUXC_I2C4_SCL_GPIO5_IO20 0x400001c3
796 MX8MM_IOMUXC_I2C4_SDA_GPIO5_IO21 0x400001c3
800 pinctrl_pcie0: pciegrp {
802 MX8MM_IOMUXC_ECSPI2_MOSI_GPIO5_IO11 0x41
806 pinctrl_pmic: pmicgrp {
808 MX8MM_IOMUXC_NAND_DATA02_GPIO3_IO8 0x41
812 pinctrl_uart1: uart1grp {
814 MX8MM_IOMUXC_UART1_RXD_UART1_DCE_RX 0x140
815 MX8MM_IOMUXC_UART1_TXD_UART1_DCE_TX 0x140
816 MX8MM_IOMUXC_UART3_RXD_GPIO5_IO26 0x140 /* CTS# in */
817 MX8MM_IOMUXC_UART3_TXD_GPIO5_IO27 0x140 /* RTS# out */
821 pinctrl_uart2: uart2grp {
823 MX8MM_IOMUXC_UART2_RXD_UART2_DCE_RX 0x140
824 MX8MM_IOMUXC_UART2_TXD_UART2_DCE_TX 0x140
828 pinctrl_usdhc2: usdhc2grp {
830 MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190
831 MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0
832 MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0
833 MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0
834 MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0
835 MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0
839 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
841 MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194
842 MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4
843 MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4
844 MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4
845 MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4
846 MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4
850 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
852 MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196
853 MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6
854 MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6
855 MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6
856 MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6
857 MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6
861 pinctrl_usdhc2_gpio: usdhc2-gpiogrp {
863 MX8MM_IOMUXC_SD2_CD_B_GPIO2_IO12 0x1c4
864 MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
868 pinctrl_usdhc3: usdhc3grp {
870 MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x190
871 MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0
872 MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0
873 MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0
874 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0
875 MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0
876 MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0
877 MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0
878 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0
879 MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0
880 MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190
884 pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
886 MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x194
887 MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4
888 MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4
889 MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4
890 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4
891 MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4
892 MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4
893 MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4
894 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4
895 MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4
896 MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194
900 pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
902 MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x196
903 MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6
904 MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6
905 MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6
906 MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6
907 MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6
908 MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6
909 MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6
910 MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6
911 MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6
912 MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196
916 pinctrl_wdog: wdoggrp {
918 MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6