1 /* linux/arch/arm/mach-s5pv310/irq-combiner.c
3 * Copyright (c) 2010 Samsung Electronics Co., Ltd.
4 * http://www.samsung.com
6 * Based on arch/arm/common/gic.c
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
17 #include <asm/mach/irq.h>
19 #define COMBINER_ENABLE_SET 0x0
20 #define COMBINER_ENABLE_CLEAR 0x4
21 #define COMBINER_INT_STATUS 0xC
23 static DEFINE_SPINLOCK(irq_controller_lock);
25 struct combiner_chip_data {
26 unsigned int irq_offset;
27 unsigned int irq_mask;
31 static struct combiner_chip_data combiner_data[MAX_COMBINER_NR];
33 static inline void __iomem *combiner_base(unsigned int irq)
35 struct combiner_chip_data *combiner_data = get_irq_chip_data(irq);
36 return combiner_data->base;
39 static void combiner_mask_irq(unsigned int irq)
41 u32 mask = 1 << (irq % 32);
43 spin_lock(&irq_controller_lock);
44 __raw_writel(mask, combiner_base(irq) + COMBINER_ENABLE_CLEAR);
45 spin_unlock(&irq_controller_lock);
48 static void combiner_unmask_irq(unsigned int irq)
50 u32 mask = 1 << (irq % 32);
52 spin_lock(&irq_controller_lock);
53 __raw_writel(mask, combiner_base(irq) + COMBINER_ENABLE_SET);
54 spin_unlock(&irq_controller_lock);
57 static void combiner_handle_cascade_irq(unsigned int irq, struct irq_desc *desc)
59 struct combiner_chip_data *chip_data = get_irq_data(irq);
60 struct irq_chip *chip = get_irq_chip(irq);
61 unsigned int cascade_irq, combiner_irq;
64 /* primary controller ack'ing */
67 spin_lock(&irq_controller_lock);
68 status = __raw_readl(chip_data->base + COMBINER_INT_STATUS);
69 spin_unlock(&irq_controller_lock);
70 status &= chip_data->irq_mask;
75 combiner_irq = __ffs(status);
77 cascade_irq = combiner_irq + (chip_data->irq_offset & ~31);
78 if (unlikely(cascade_irq >= nr_irqs))
79 do_bad_IRQ(cascade_irq, desc);
81 generic_handle_irq(cascade_irq);
84 /* primary controller unmasking */
88 static struct irq_chip combiner_chip = {
90 .mask = combiner_mask_irq,
91 .unmask = combiner_unmask_irq,
94 void __init combiner_cascade_irq(unsigned int combiner_nr, unsigned int irq)
96 if (combiner_nr >= MAX_COMBINER_NR)
98 if (set_irq_data(irq, &combiner_data[combiner_nr]) != 0)
100 set_irq_chained_handler(irq, combiner_handle_cascade_irq);
103 void __init combiner_init(unsigned int combiner_nr, void __iomem *base,
104 unsigned int irq_start)
108 if (combiner_nr >= MAX_COMBINER_NR)
111 combiner_data[combiner_nr].base = base;
112 combiner_data[combiner_nr].irq_offset = irq_start;
113 combiner_data[combiner_nr].irq_mask = 0xff << ((combiner_nr % 4) << 3);
115 /* Disable all interrupts */
116 __raw_writel(combiner_data[combiner_nr].irq_mask,
117 base + COMBINER_ENABLE_CLEAR);
119 /* Setup the Linux IRQ subsystem */
121 for (i = irq_start; i < combiner_data[combiner_nr].irq_offset
122 + MAX_IRQ_IN_COMBINER; i++) {
123 set_irq_chip(i, &combiner_chip);
124 set_irq_chip_data(i, &combiner_data[combiner_nr]);
125 set_irq_handler(i, handle_level_irq);
126 set_irq_flags(i, IRQF_VALID | IRQF_PROBE);