2 * am335x-igep0033.dtsi - Device Tree file for IGEP COM AQUILA AM335x
4 * Copyright (C) 2013 ISEE 2007 SL - http://www.isee.biz
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
13 #include "am33xx.dtsi"
14 #include <dt-bindings/interrupt-controller/irq.h>
19 cpu0-supply = <&vdd1_reg>;
24 device_type = "memory";
25 reg = <0x80000000 0x10000000>; /* 256 MB */
29 pinctrl-names = "default";
30 pinctrl-0 = <&leds_pins>;
32 compatible = "gpio-leds";
35 label = "com:green:user";
36 gpios = <&gpio1 23 GPIO_ACTIVE_HIGH>;
41 vbat: fixedregulator0 {
42 compatible = "regulator-fixed";
43 regulator-name = "vbat";
44 regulator-min-microvolt = <5000000>;
45 regulator-max-microvolt = <5000000>;
49 vmmc: fixedregulator1 {
50 compatible = "regulator-fixed";
51 regulator-name = "vmmc";
52 regulator-min-microvolt = <3300000>;
53 regulator-max-microvolt = <3300000>;
58 i2c0_pins: pinmux_i2c0_pins {
59 pinctrl-single,pins = <
60 AM33XX_IOPAD(0x988, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_sda.i2c0_sda */
61 AM33XX_IOPAD(0x98c, PIN_INPUT_PULLUP | MUX_MODE0) /* i2c0_scl.i2c0_scl */
65 nandflash_pins: pinmux_nandflash_pins {
66 pinctrl-single,pins = <
67 AM33XX_IOPAD(0x800, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad0.gpmc_ad0 */
68 AM33XX_IOPAD(0x804, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad1.gpmc_ad1 */
69 AM33XX_IOPAD(0x808, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad2.gpmc_ad2 */
70 AM33XX_IOPAD(0x80c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad3.gpmc_ad3 */
71 AM33XX_IOPAD(0x810, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad4.gpmc_ad4 */
72 AM33XX_IOPAD(0x814, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad5.gpmc_ad5 */
73 AM33XX_IOPAD(0x818, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad6.gpmc_ad6 */
74 AM33XX_IOPAD(0x81c, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_ad7.gpmc_ad7 */
75 AM33XX_IOPAD(0x870, PIN_INPUT_PULLUP | MUX_MODE0) /* gpmc_wait0.gpmc_wait0 */
76 AM33XX_IOPAD(0x874, PIN_INPUT_PULLUP | MUX_MODE7) /* gpmc_wpn.gpio0_30 */
77 AM33XX_IOPAD(0x87c, PIN_OUTPUT | MUX_MODE0) /* gpmc_csn0.gpmc_csn0 */
78 AM33XX_IOPAD(0x890, PIN_OUTPUT | MUX_MODE0) /* gpmc_advn_ale.gpmc_advn_ale */
79 AM33XX_IOPAD(0x894, PIN_OUTPUT | MUX_MODE0) /* gpmc_oen_ren.gpmc_oen_ren */
80 AM33XX_IOPAD(0x898, PIN_OUTPUT | MUX_MODE0) /* gpmc_wen.gpmc_wen */
81 AM33XX_IOPAD(0x89c, PIN_OUTPUT | MUX_MODE0) /* gpmc_be0n_cle.gpmc_be0n_cle */
85 uart0_pins: pinmux_uart0_pins {
86 pinctrl-single,pins = <
87 AM33XX_IOPAD(0x970, PIN_INPUT_PULLUP | MUX_MODE0) /* uart0_rxd.uart0_rxd */
88 AM33XX_IOPAD(0x974, PIN_OUTPUT_PULLDOWN | MUX_MODE0) /* uart0_txd.uart0_txd */
92 leds_pins: pinmux_leds_pins {
93 pinctrl-single,pins = <
94 AM33XX_IOPAD(0x85c, PIN_OUTPUT_PULLDOWN | MUX_MODE7) /* gpmc_a7.gpio1_23 */
106 ethphy0: ethernet-phy@0 {
110 ethphy1: ethernet-phy@1 {
116 phy-handle = <ðphy0>;
121 phy-handle = <ðphy1>;
135 pinctrl-names = "default";
136 pinctrl-0 = <&nandflash_pins>;
138 ranges = <0 0 0x08000000 0x1000000>; /* CS0: 16MB for NAND */
141 compatible = "ti,omap2-nand";
142 reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
143 interrupt-parent = <&gpmc>;
144 interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
145 <1 IRQ_TYPE_NONE>; /* termcount */
146 rb-gpios = <&gpmc 0 GPIO_ACTIVE_HIGH>; /* gpmc_wait0 */
147 nand-bus-width = <8>;
148 ti,nand-ecc-opt = "bch8";
149 gpmc,device-width = <1>;
150 gpmc,sync-clk-ps = <0>;
152 gpmc,cs-rd-off-ns = <44>;
153 gpmc,cs-wr-off-ns = <44>;
154 gpmc,adv-on-ns = <6>;
155 gpmc,adv-rd-off-ns = <34>;
156 gpmc,adv-wr-off-ns = <44>;
158 gpmc,we-off-ns = <40>;
160 gpmc,oe-off-ns = <54>;
161 gpmc,access-ns = <64>;
162 gpmc,rd-cycle-ns = <82>;
163 gpmc,wr-cycle-ns = <82>;
164 gpmc,bus-turnaround-ns = <0>;
165 gpmc,cycle2cycle-delay-ns = <0>;
166 gpmc,clk-activation-ns = <0>;
167 gpmc,wr-access-ns = <40>;
168 gpmc,wr-data-mux-bus-ns = <0>;
170 #address-cells = <1>;
174 /* MTD partition table */
177 reg = <0x00000000 0x000080000>;
182 reg = <0x00080000 0x001e0000>;
186 label = "U-Boot Env";
187 reg = <0x00260000 0x00020000>;
192 reg = <0x00280000 0x00500000>;
196 label = "File System";
197 reg = <0x00780000 0x007880000>;
204 pinctrl-names = "default";
205 pinctrl-0 = <&i2c0_pins>;
207 clock-frequency = <400000>;
216 vmmc-supply = <&vmmc>;
222 pinctrl-names = "default";
223 pinctrl-0 = <&uart0_pins>;
255 #include "tps65910.dtsi"
258 vcc1-supply = <&vbat>;
259 vcc2-supply = <&vbat>;
260 vcc3-supply = <&vbat>;
261 vcc4-supply = <&vbat>;
262 vcc5-supply = <&vbat>;
263 vcc6-supply = <&vbat>;
264 vcc7-supply = <&vbat>;
265 vccio-supply = <&vbat>;
268 vrtc_reg: regulator@0 {
272 vio_reg: regulator@1 {
276 vdd1_reg: regulator@2 {
277 /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
278 regulator-name = "vdd_mpu";
279 regulator-min-microvolt = <912500>;
280 regulator-max-microvolt = <1312500>;
285 vdd2_reg: regulator@3 {
286 /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
287 regulator-name = "vdd_core";
288 regulator-min-microvolt = <912500>;
289 regulator-max-microvolt = <1150000>;
294 vdd3_reg: regulator@4 {
298 vdig1_reg: regulator@5 {
302 vdig2_reg: regulator@6 {
306 vpll_reg: regulator@7 {
310 vdac_reg: regulator@8 {
314 vaux1_reg: regulator@9 {
318 vaux2_reg: regulator@10 {
322 vaux33_reg: regulator@11 {
326 vmmc_reg: regulator@12 {