4 This document describes the semantics of the DMA attributes that are
5 defined in linux/dma-attrs.h.
10 DMA_ATTR_WRITE_BARRIER is a (write) barrier attribute for DMA. DMA
11 to a memory region with the DMA_ATTR_WRITE_BARRIER attribute forces
12 all pending DMA writes to complete, and thus provides a mechanism to
13 strictly order DMA from a device across all intervening busses and
14 bridges. This barrier is not specific to a particular type of
15 interconnect, it applies to the system as a whole, and so its
16 implementation must account for the idiosyncracies of the system all
17 the way from the DMA device to memory.
19 As an example of a situation where DMA_ATTR_WRITE_BARRIER would be
20 useful, suppose that a device does a DMA write to indicate that data is
21 ready and available in memory. The DMA of the "completion indication"
22 could race with data DMA. Mapping the memory used for completion
23 indications with DMA_ATTR_WRITE_BARRIER would prevent the race.
25 DMA_ATTR_WEAK_ORDERING
26 ----------------------
28 DMA_ATTR_WEAK_ORDERING specifies that reads and writes to the mapping
29 may be weakly ordered, that is that reads and writes may pass each other.
31 Since it is optional for platforms to implement DMA_ATTR_WEAK_ORDERING,
32 those that do not will simply ignore the attribute and exhibit default
35 DMA_ATTR_WRITE_COMBINE
36 ----------------------
38 DMA_ATTR_WRITE_COMBINE specifies that writes to the mapping may be
39 buffered to improve performance.
41 Since it is optional for platforms to implement DMA_ATTR_WRITE_COMBINE,
42 those that do not will simply ignore the attribute and exhibit default
45 DMA_ATTR_NON_CONSISTENT
46 -----------------------
48 DMA_ATTR_NON_CONSISTENT lets the platform to choose to return either
49 consistent or non-consistent memory as it sees fit. By using this API,
50 you are guaranteeing to the platform that you have all the correct and
51 necessary sync points for this memory in the driver.